My Inquiry
My Account
Skyworks Solutions Inc. SI8630ET-AS
- Part No.:
- SI8630ET-AS
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI8630ET-AS.pdf
- Description:
- AUTOMOTIVE 10 KV SURGE, 5 KV ISO
- Quantity:
- Payment:
- Shipping:
Inventory:1,636
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8630ET-AS from Skyworks is an automotive-grade, triple-channel digital isolator with reinforced 5 kVRMS isolation, 150 Mbps data rate, <10 ns propagation delay, and selectable high-default fail-safe output mode. It enables robust signal transmission across isolated domains in high-noise traction inverters and battery management systems.
For engineers reviewing the SI8630ET-AS datasheet, SI8630ET-AS pinout, SI8630ET-AS application, or SI8630ET-AS equivalent, this page delivers verified electrical specs, SOIC-16 wide-body package details, AEC-Q100 qualification status, and real-world timing performance for automotive powertrain designs.
Technical Context
The SI8630ET-AS uses RF-based on/off keying modulation across a semiconductor isolation barrier-eliminating startup initialization and delivering superior CMTI (≥60 kV/µs) versus optocouplers. Its architecture supports independent VDD1/VDD2 supplies (2.5–5.5 V) with dual undervoltage lockout (UVLO) monitors.
All three channels are unidirectional input-to-output (3:0 configuration), with Schmitt-trigger inputs for noise immunity and a single enable pin (EN) on the output side controlling all outputs. The default-high fail-safe mode ensures safe logic-H state during input-side power loss.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 5 kVRMS reinforced insulation per VDE 0884-10; enables use in 800 V battery systems without external creepage reinforcement. |
| Max Data Rate | 150 Mbps - supports high-speed CAN FD, SPI, and PWM feedback loops in motor control gate drivers. |
| Propagation Delay | 8 ns typical - ensures sub-10 ns timing alignment critical for synchronous gate drive in SiC/GaN inverters. |
| Channel-Channel Skew | 0.5 ns typical - maintains precise phase matching across three isolated control signals (e.g., 3-phase PWM). |
| CMTI | ≥60 kV/µs - withstands fast transients in high-dv/dt power stages without data corruption. |
| Supply Voltage Range | 2.5–5.5 V on both sides - interoperable with 3.3 V microcontrollers and 5 V gate drivers without level shifters. |
| AEC-Q100 Grade | Grade 1 (–40 to +125 °C) - qualified for under-hood automotive applications including traction inverters and OBCs. |
Pinout & Package
SI8630ET-AS is housed in a RoHS-compliant 16-pin wide-body SOIC package (7.5 mm creepage/clearance), supporting reinforced insulation up to 5 kVRMS. The package meets JEDEC MS-013AC and is compatible with standard reflow profiles (peak 260 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Input-side supply | Power for channel input circuitry; must be ≥2.5 V for valid operation; UVLO threshold at 2.24 V (typ). |
| GND1 | Input-side ground | Reference for all input signals and VDD1; requires local 0.1 µF bypass capacitor. |
| INA | Channel 1 input | Schmitt-triggered digital input; VIH = 2.0 V min, VIL = 0.8 V max; tolerant of slow-rising edges. |
| INB | Channel 2 input | Identical to INA; enables parallel isolation of three control signals (e.g., PWM_A, PWM_B, PWM_C). |
| INC | Channel 3 input | Third isolated input; shares same input-side supply and ground as INA/INB. |
| VDD2 | Output-side supply | Power for output drivers; independent of VDD1; supports different voltage domains (e.g., 3.3 V MCU ↔ 5 V driver). |
| GND2 | Output-side ground | Reference for all outputs and VDD2; requires separate 0.1 µF bypass capacitor. |
| OUTA | Channel 1 output | CMOS output with 50 Ω nominal impedance; VOH = VDD2 – 0.4 V (min), VOL = 0.4 V (max) at 4 mA load. |
| OUTB | Channel 2 output | Matches OUTA timing and drive strength; channel-channel skew ≤0.5 ns ensures synchronized switching. |
| OUTC | Channel 3 output | Default-high fail-safe behavior: asserts logic-H when VDD1 is unpowered and VDD2 is active. |
| EN | Output enable | Active-high control on output side; drives all three outputs to high-impedance when low - enables bus sharing. |
| NC | No connect | Pin 16 is internally unconnected; may be left floating, tied to GND2, or tied to VDD2 per layout best practice. |
Key Features
| Feature | Design Value |
|---|---|
| Reinforced VDE 0884-10 certification | Validated 10 kV surge capability and 5 kVRMS working voltage - eliminates need for external isolation barriers in EV power modules. |
| Selectable fail-safe output | High-default state (per SI8630ET-AS ordering code) ensures safe deactivation of power devices during input-side brownout. |
| Ultra-low power at 100 Mbps | 13.2 mA (VDD1) + 17.8 mA (VDD2) at 5 V - reduces thermal load in compact automotive ECUs vs. legacy isolators. |
| Automotive PPAP support | AIAG-compliant documentation, IMDS/CAMDS listings, and zero-defect manufacturing flow - accelerates OEM qualification. |
| 60-year lifetime at rated voltage | Proven reliability under continuous 5 kVRMS stress - meets ASIL-B functional safety requirements for long-life vehicle platforms. |
Applications
| Traction Inverter Control | Battery Management System (BMS) |
|---|---|
|
Use Scenario: Isolating PWM signals from MCU to SiC gate drivers in 800 V electric vehicle inverters. IC Role / Device Role / Timing Role: Triple-channel unidirectional isolator transmitting three phase-control signals with matched propagation delay and skew. Use Value: 0.5 ns channel-channel skew and 8 ns propagation delay ensure precise 3-phase gate timing, minimizing shoot-through risk. |
Use Scenario: Isolating cell voltage monitoring ADC outputs and pack-level communication in high-voltage battery packs. IC Role / Device Role / Timing Role: Providing reinforced 5 kVRMS isolation between 400–800 V battery domain and 3.3 V MCU domain. Use Value: VDE 0884-10 certification and 60 kV/µs CMTI prevent measurement corruption during high-di/dt fault events. |
| On-Board Charger (OBC) | Hybrid Electric Vehicle DC-DC Converter |
|
Use Scenario: Isolating digital control signals between primary-side controller and secondary-side synchronous rectifier drivers. IC Role / Device Role / Timing Role: Transmitting gate timing and fault feedback across isolation barrier with fail-safe high default. Use Value: Default-high output ensures rectifier FETs turn OFF safely during primary-side power loss, preventing overvoltage. |
Use Scenario: Isolating CAN FD communication and PWM control between engine control unit (ECU) and 48 V–12 V bidirectional converter. IC Role / Device Role / Timing Role: Supporting 150 Mbps data rate for real-time diagnostics and fast-loop control updates. Use Value: 150 Mbps capability enables full CAN FD frame transmission without latency bottlenecks in hybrid power coordination. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI8630ED-AS | Same 3-channel, 5 kVRMS, wide-body SOIC, but default-low fail-safe output. | Used where safe-off state requires logic-L assertion (e.g., enabling N-channel high-side switches). | Select SI8630ED-AS only if system logic demands default-low behavior; otherwise SI8630ET-AS provides safer default for gate drivers. |
| ISO7731FDWR | Texas Instruments part; 3-channel, 5 kVRMS, SOIC-16 wide, but lower CMTI (85 kV/µs) and no AEC-Q100 Grade 1 rating. | Qualified for industrial use only; not approved for automotive powertrain applications per OEM requirements. | ISO7731FDWR may serve in non-automotive prototypes, but SI8630ET-AS is required for production automotive BMS/inverter designs. |
Compared with SI8630ED-AS, SI8630ET-AS provides safer default-H behavior for gate driver disable; compared with ISO7731FDWR, it delivers certified AEC-Q100 Grade 1 operation and higher CMTI margin essential for 800 V EV systems.
Availability
SI8630ET-AS is available at Aetrix Electronics and suitable for traction inverters, battery management systems, and on-board chargers requiring stable component supply across automotive production lifecycles.
Supply support for SI8630ET-AS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and isolation technologies for high-reliability applications.
The SI8630ET-AS belongs to Skyworks' automotive-grade digital isolator family, engineered specifically for functional safety-critical powertrain systems including EV inverters and BMS, with full AEC-Q100 Grade 1 validation and PPAP support.
FAQ
What is the isolation rating and certification status of the SI8630ET-AS?
The SI8630ET-AS is rated for 5 kVRMS reinforced isolation and certified to VDE 0884-10, UL 1577, CSA 5A, and CQC GB4943.1. It meets IEC 60747-5-5 and reinforced IEC 60950-1 standards. These certifications validate its use in automotive high-voltage systems up to 800 V DC, including traction inverters and battery disconnect units where reinforced insulation is mandated.
Does the SI8630ET-AS require startup initialization or configuration?
No, the SI8630ET-AS requires no startup initialization or configuration. Its RF-based on/off keying architecture enables immediate operation upon power-up. Outputs follow input states after a 40 µs maximum start-up time (tSU), with no firmware, register writes, or external clock needed - simplifying design and improving system robustness in automotive environments.
How does the fail-safe mode function on the SI8630ET-AS?
The SI8630ET-AS features a factory-set, high-default fail-safe mode. When VDD1 (input-side supply) is unpowered while VDD2 remains active, all three outputs (OUTA/OUTB/OUTC) assert logic-H within 12 ns (tSD). This behavior ensures gate drivers remain safely disabled during input-side brownouts - a critical safety feature for EV power stages where unintended turn-on could cause catastrophic failure.
What are the supply voltage requirements for SI8630ET-AS operation?
The SI8630ET-AS operates with independent 2.5–5.5 V supplies on both sides: VDD1 powers the input circuitry and VDD2 powers the output drivers. Each supply has its own undervoltage lockout (UVLO) with 2.24 V (typ) rising threshold. This dual-supply flexibility allows interfacing a 3.3 V MCU (VDD1) with 5 V gate drivers (VDD2) without external level shifters or LDOs.
Is the SI8630ET-AS pin-compatible with other members of the Si863x family?
Yes, the SI8630ET-AS shares identical pinout and package (SOIC-16 wide body) with all Si8630x variants (e.g., SI8630BD-AS, SI8630ED-AS) and Si8631/Si8635 automotive-grade parts in the same package. This enables drop-in substitution for different isolation ratings, fail-safe modes, or channel configurations - provided PCB layout accommodates the 7.5 mm creepage requirements of the wide-body variant.
SI8630ET-AS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- No
- Number of Channels:
- 3
- Inputs - Side 1/Side 2:
- 3/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 60kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13ns, 13ns
- Pulse Width Distortion (Max):
- 4.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI8630ET-AS FAQ
1.How can I place an order for SI8630ET-AS through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8630ET-AS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8630ET-AS reliable?
The price and inventory of SI8630ET-AS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8630ET-AS is usually 5 days.
3.What payment methods are accepted for SI8630ET-AS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8630ET-AS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8630ET-AS?
SI8630ET-AS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8630ET-AS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8630ET-AS?
For technical support, including SI8630ET-AS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8630ET-AS requirements.
6.How does Aetrix verify that SI8630ET-AS is sourced from the original manufacturer or authorized distributors?
All SI8630ET-AS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8630ET-AS meets industry standards.
7.What is the process for return or replacement of SI8630ET-AS?
All SI8630ET-AS units undergo pre-shipment inspection (PSI). If there is an issue with SI8630ET-AS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8630ET-AS part is unused and in its original packaging.
Return procedure for SI8630ET-AS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8630ET-AS Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
