My Inquiry
My Account
Skyworks Solutions Inc. SI8631ED-AS
- Part No.:
- SI8631ED-AS
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI8631ED-AS.pdf
- Description:
- AUTOMOTIVE 5 KV 2 FORWARD & 1 RE
- Quantity:
- Payment:
- Shipping:
Inventory:3,661
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8631ED-AS from Skyworks is an automotive-grade, triple-channel digital isolator with 2 input channels on VDD1 side and 1 output channel on VDD2 side, 5 kVRMS reinforced isolation rating, 150 Mbps data rate, and selectable high-default fail-safe mode. It enables robust signal transmission across high-voltage barriers in battery management systems and traction inverters.
For engineers reviewing the SI8631ED-AS datasheet, SI8631ED-AS pinout, SI8631ED-AS application, or SI8631ED-AS equivalent, this page delivers verified timing specs (8 ns typical propagation delay), power data (6.6 mA @ 100 Mbps, 2.5 V), fail-safe behavior (default-high output during input-side power loss), and SOIC-16 wide-body package compatibility for automotive AEC-Q100 designs.
Technical Context
The SI8631ED-AS uses RF-based on/off keying modulation across a silicon dioxide isolation barrier-eliminating startup initialization and delivering superior CMTI (≥60 kV/µs) versus optocouplers. Its architecture supports independent undervoltage lockout (UVLO) on both sides (VDD1/VDD2), enabling asymmetric supply operation from 2.5–5.5 V.
It features two enable inputs (EN1 on VDD1 side, EN2 on VDD2 side) allowing independent control of the single output channel (A3) and dual output channels (B1/B2). The default-high fail-safe mode is implemented via internal 2 µA pull-ups on all I/Os, activated when VDD1 is unpowered but VDD2 remains active.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels & Direction | 2-input / 1-output configuration (A1,A2 → B1,B2; A3 ← B3 not present; EN1 controls A3, EN2 controls B1/B2) |
| Max Data Rate | 150 Mbps - supports high-speed CAN FD, SPI, and isolated ADC interface clocking without oversampling |
| Propagation Delay | 8 ns typical - enables sub-10 ns timing-critical feedback loops in motor control and DC-DC converters |
| Isolation Rating | 5 kVRMS reinforced - certified to VDE 0884-10, UL 1577, and IEC 60601-1 for medical and EV traction systems |
| Supply Voltage Range | 2.5–5.5 V per side - allows direct interfacing with 3.3 V microcontrollers and 5 V analog front-ends without level shifters |
| CMTI | ≥60 kV/µs - ensures reliable operation in high-dV/dt environments like IGBT gate drivers and inverter switching nodes |
| Fail-Safe Default | High - outputs drive logic high when VDD1 is lost, preventing undefined states in safety-critical shutdown sequences |
Pinout & Package
SI8631ED-AS is housed in a RoHS-compliant 16-pin wide-body SOIC package (7.5 mm creepage, 8.3 mm clearance), qualified for –40°C to +125°C operation and rated for 5 kVRMS reinforced insulation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Input-side power supply | Supplies power to input receivers and EN1; UVLO threshold 2.24 V (typical) |
| GND1 | Input-side ground reference | Return path for VDD1; must be separated from GND2 by ≥8 mm PCB creepage |
| A1, A2 | Digital input signals (VDD1 side) | Schmitt-triggered inputs with 0.44 V hysteresis; accept 2.0–5.5 V logic levels |
| EN1 | Enable control for output A3 | Active-high; drives A3 into high-Z when low; internally pulled up to VDD1 |
| VDD2 | Output-side power supply | Supplies power to output drivers and EN2; independent of VDD1 |
| GND2 | Output-side ground reference | Return path for VDD2; galvanically isolated from GND1 |
| B1, B2 | Digital output signals (VDD2 side) | 50 Ω nominal output impedance; 0.2 V low-level output at 4 mA sink current |
| EN2 | Enable control for outputs B1/B2 | Active-high; disables B1/B2 into high-Z when low; internally pulled up to VDD2 |
| A3 | Input-controlled output (VDD1 side → VDD2 side) | Driven by A3 input only when EN1 = high; defaults high if VDD1 lost and VDD2 active |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation barrier | Silicon dioxide dielectric enables 60-year lifetime at rated voltage and eliminates LED aging or capacitor drift issues |
| Selectably high-default fail-safe | Internal 2 µA pull-ups ensure defined logic-high state on all outputs during VDD1 brownout-critical for ASIL-B/C fault handling |
| Independent dual-supply UVLO | Separate VDD1/VDD2 UVLO monitors prevent metastable output transitions during asymmetric power sequencing |
| Low-power 100 Mbps operation | 6.6 mA total supply current at 100 Mbps and 2.5 V - reduces thermal load in densely packed BMS modules |
| Automotive qualification | AEC-Q100 Grade 1, PPAP-ready, IMDS/CAMDS compliant - meets OEM requirements for on-board chargers and traction inverters |
Applications
| Motor Control Feedback Loop | Isolated Battery Cell Monitoring |
|---|---|
|
Use Scenario: Real-time current/voltage sampling in 3-phase inverter gate driver circuits with >1 kV common-mode transients. IC Role / Device Role / Timing Role: Isolates PWM feedback signals between MCU and isolated gate drivers while preserving <10 ns timing integrity. Use Value: 8 ns propagation delay and 60 kV/µs CMTI prevent false triggering during IGBT switching, improving system reliability. |
Use Scenario: Transmitting cell voltage readings from high-side monitoring ICs across isolation barrier to system controller in 800 V BEV battery packs. IC Role / Device Role / Timing Role: Provides reinforced 5 kVRMS isolation for analog-to-digital converter serial interfaces (e.g., SPI) in multi-cell stacks. Use Value: Fail-safe high-default output prevents open-circuit reporting during partial power loss-enabling safe discharge sequencing. |
| Traction Inverter Control Interface | On-Board Charger Communication Link |
|
Use Scenario: Isolating command signals (enable, fault clear, torque request) between vehicle controller and inverter ECU in hybrid electric vehicles. IC Role / Device Role / Timing Role: Transmits safety-critical control commands with deterministic latency and immunity to 1500 V common-mode noise. Use Value: Dual enable inputs (EN1/EN2) allow independent gating of control and status paths-supporting ISO 26262 ASIL-D decomposition. |
Use Scenario: Isolating CAN FD communication between OBC controller and vehicle charging port module in CCS/GB/T systems. IC Role / Device Role / Timing Role: Enables 150 Mbps data transfer for real-time thermal and fault telemetry without protocol overhead. Use Value: 2.5–5.5 V dual-supply support allows direct connection to 3.3 V CAN transceivers and 5 V OBC microcontrollers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI8631BD-AS | Same 2/1 channel count and 5 kVRMS rating, but default-low fail-safe mode (2 µA pull-downs instead of pull-ups) | Preferred where safety logic requires active-low fault signaling or reset assertion during input-side power loss | Select SI8631BD-AS when system architecture mandates low-default behavior for fail-safe shutdown sequences |
| ISO7731FDWR | TI device with 3-channel 2/1 direction, 100 Mbps max rate, 10 kV surge capability, and 3.0 V–5.5 V supply range | Used in industrial PLCs and solar inverters where 10 kV surge immunity is prioritized over 150 Mbps speed | Choose ISO7731FDWR when surge protection exceeds 5 kVRMS requirement and lower data rate is acceptable |
Compared with SI8631ED-AS, SI8631BD-AS provides identical isolation and timing but inverted fail-safe polarity, while ISO7731FDWR trades 50 Mbps bandwidth for higher surge immunity-making SI8631ED-AS optimal for high-speed automotive control loops requiring deterministic high-default behavior.
Availability
SI8631ED-AS is available at Aetrix Electronics and suitable for battery management systems, traction inverters, and on-board chargers requiring stable component supply under AEC-Q100 automotive qualification and long-term lifecycle assurance.
Supply support for SI8631ED-AS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si863x family was designed specifically for automotive and industrial isolation applications demanding AEC-Q100 compliance, reinforced 5 kVRMS safety certification, and ultra-low-power high-speed data transfer across noisy high-voltage domains.
FAQ
What is the fail-safe behavior of SI8631ED-AS during input-side power loss?
When VDD1 is unpowered but VDD2 remains active, SI8631ED-AS drives all outputs (A3, B1, B2) to logic high due to internal 2 µA pull-up resistors. This default-high state is guaranteed within 12 ns (tSD max) and ensures defined signaling during brownout conditions in battery management systems. SI8631ED-AS maintains this behavior across its full –40°C to +125°C operating range.
Does SI8631ED-AS support independent enable control for each channel group?
Yes, SI8631ED-AS provides two dedicated enable inputs: EN1 controls the A3 output (VDD1 side), and EN2 controls the B1/B2 outputs (VDD2 side). Both are active-high and internally pulled up to their respective supplies. This allows independent gating of control and feedback paths-essential for ISO 26262-compliant architectures where functional safety requires separation of fault detection and actuation signals.
What is the maximum data rate supported by SI8631ED-AS, and under what conditions is it guaranteed?
SI8631ED-AS supports up to 150 Mbps across all channels, verified under worst-case conditions: VDD1 = VDD2 = 5 V ±10%, TA = –40°C to +125°C, and CL = 15 pF. This rate is maintained with ≤4.5 ns pulse width distortion and ≤2.5 ns channel-channel skew-enabling precise timing for SPI, RS-485, and isolated ADC interfaces in automotive traction systems.
How does SI8631ED-AS achieve its 60 kV/µs common-mode transient immunity?
SI8631ED-AS achieves ≥60 kV/µs CMTI through its RF-based modulation architecture and optimized silicon dioxide isolation barrier, which minimizes capacitive coupling and rejects fast dV/dt noise. This performance is measured per IEC 61000-4-4 with VCM = 1500 V and is validated across temperature and supply variations-ensuring robust operation near IGBT switching nodes in 800 V EV inverters.
Is SI8631ED-AS pin-compatible with other Si863x variants in the same SOIC-16 wide-body package?
Yes, all Si863x devices-including SI8631ED-AS, SI8631BD-AS, and SI8631BC-AS-share identical SOIC-16 wide-body pinouts and footprint. Channel count and fail-safe polarity differ by part number, but PCB layout, land pattern, and bypass capacitor placement (0.1 µF per VDD/GND pair) remain fully interchangeable across the family.
SI8631ED-AS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- No
- Number of Channels:
- 3
- Inputs - Side 1/Side 2:
- 2/1
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 60kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13ns, 13ns
- Pulse Width Distortion (Max):
- 4.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI8631ED-AS FAQ
1.How can I place an order for SI8631ED-AS through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8631ED-AS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8631ED-AS reliable?
The price and inventory of SI8631ED-AS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8631ED-AS is usually 5 days.
3.What payment methods are accepted for SI8631ED-AS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8631ED-AS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8631ED-AS?
SI8631ED-AS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8631ED-AS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8631ED-AS?
For technical support, including SI8631ED-AS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8631ED-AS requirements.
6.How does Aetrix verify that SI8631ED-AS is sourced from the original manufacturer or authorized distributors?
All SI8631ED-AS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8631ED-AS meets industry standards.
7.What is the process for return or replacement of SI8631ED-AS?
All SI8631ED-AS units undergo pre-shipment inspection (PSI). If there is an issue with SI8631ED-AS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8631ED-AS part is unused and in its original packaging.
Return procedure for SI8631ED-AS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8631ED-AS Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
