My Inquiry
My Account
Skyworks Solutions Inc. SI8635ET-IS
- Part No.:
- SI8635ET-IS
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI8635ET-IS.pdf
- Description:
- DGTL ISO 5000VRMS 3CH GP 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,569
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8635ET-IS from Skyworks is a triple-channel, unidirectional digital isolator with reinforced 5 kVRMS isolation, 150 Mbps data rate, <10 ns propagation delay, and selectable high-default fail-safe output mode. It operates across 2.5–5.5 V supplies on both sides and is used in isolated gate drivers, battery management systems, and industrial PLC I/O modules where robust noise immunity and precise timing are critical.
For engineers reviewing the SI8635ET-IS datasheet, SI8635ET-IS pinout, SI8635ET-IS application, or SI8635ET-IS equivalent, this device delivers verified sub-10 ns timing consistency, 50 kV/µs common-mode transient immunity, and AEC-Q100 qualification for automotive-grade reliability-key selection criteria for high-voltage motor control and EV traction inverter designs.
Technical Context
The SI8635ET-IS implements RF-based on-off keying across a semiconductor isolation barrier, eliminating startup initialization and enabling immediate data transmission upon power-up. Its architecture supports independent undervoltage lockout (UVLO) on both VDD1 and VDD2 sides, with thresholds of 2.24 V (typ) and 70 mV hysteresis, ensuring stable operation during brownout conditions.
All three channels are input-side (VDD1) to output-side (VDD2) unidirectional, with no enable pins-confirmed by Table 3.2 which states "Si8635 - - Outputs B1, B2, B3 are enabled and follow the input state." The default-high fail-safe behavior activates when VDD1 is unpowered but VDD2 remains active, driving outputs to logic high via internal 10 µA pull-ups per channel.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 5 kVRMS reinforced insulation-meets VDE 0884-10 and UL 1577 for safety-critical HV interfaces. |
| Max Data Rate | 150 Mbps-supports high-speed serial communication in real-time motor control loops and isolated ADC links. |
| Propagation Delay | 8 ns (typ), ≤13 ns (max)-enables tight timing budgets in gate driver feedback paths and PWM synchronization. |
| Channel-Channel Skew | 0.4–2.5 ns (max)-ensures deterministic phase alignment across all three isolated signals in multi-phase inverters. |
| CMTI | ≥60 kV/µs (Si863xxT variant)-rejects fast transients in 650 V+ switching nodes without data corruption. |
| Supply Voltage Range | 2.5–5.5 V on both sides-interoperates with 3.3 V microcontrollers and 5 V analog front-ends without level shifters. |
| Fail-Safe Output | Default-high (ordering option)-guarantees known safe state during input-side power loss in BMS fault monitoring. |
Pinout & Package
SI8635ET-IS uses a RoHS-compliant wide-body SOIC-16 package (10.3 mm × 7.5 mm, creepage ≥8.3 mm), certified for reinforced insulation up to 5 kVRMS. Pin assignments are identical across Si863x family members in WB SOIC-16 format.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Input-side supply | Power for channel inputs A1–A3 and internal transmitter; must be ≥2.5 V for valid logic detection. |
| GND1 | Input-side ground | Reference return for VDD1 and all A-side signals; requires dedicated low-impedance plane under package. |
| A1–A3 | Input channels | CMOS/Schmitt-trigger inputs accepting 2.0–5.5 V logic; tolerate ±15 µA leakage at VDD1 = 5 V. |
| VDD2 | Output-side supply | Power for output drivers B1–B3; enables fail-safe high output even when VDD1 is absent. |
| GND2 | Output-side ground | Isolated reference for VDD2 and B-side outputs; must be physically separated from GND1 per creepage rules. |
| B1–B3 | Output channels | 50 Ω (±40%) output impedance drivers; deliver VOH ≥ VDD2 – 0.4 V at –4 mA sink current. |
| NC | No-connect | Pins 1, 2, 15, 16 are internally unconnected-must remain floating or tied to GND/VDD2 per layout guidelines. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation barrier | Eliminates LED aging and temperature drift of optocouplers; guarantees 60-year life at rated working voltage. |
| Fail-safe output configuration | Hardware-defined high-default state (via Si8635ET ordering code) ensures safe shutdown in BMS overvoltage detection. |
| Sub-10 ns propagation delay | Enables <100 ns total loop delay in isolated current-sense feedback for 20 kHz+ SiC/GaN inverter control. |
| 60 kV/µs CMTI (Si863xxT) | Prevents metastability during 1000 V/µs dV/dt events in traction inverter half-bridges without external filtering. |
| Wide 2.5–5.5 V dual-supply range | Supports direct interface to 3.3 V MCU GPIO and 5 V isolated ADC references without external regulators. |
Applications
| Battery Management System (BMS) | Traction Inverter Control |
|---|---|
|
Use Scenario: Isolating cell voltage monitor ICs from MCU in 800 V EV battery packs. IC Role / Device Role / Timing Role: Transmits precision analog-to-digital conversion results across 5 kV isolation barrier with <10 ns jitter. Use Value: Enables real-time cell balancing decisions while maintaining reinforced insulation compliance per IEC 61000-4-5. |
Use Scenario: Driving isolated gate drivers for SiC MOSFETs in dual-motor EV architectures. IC Role / Device Role / Timing Role: Delivers synchronized PWM signals to three half-bridge legs with <2.5 ns channel skew. Use Value: Reduces shoot-through risk by guaranteeing simultaneous turn-on within 2.5 ns across all phases. |
| Industrial PLC Digital I/O Module | Isolated Switch-Mode Power Supply (SMPS) |
|
Use Scenario: Providing 24 V DC field-side signal isolation in factory automation controllers. IC Role / Device Role / Timing Role: Replaces optocouplers in high-density I/O cards requiring 150 Mbps update rates. Use Value: Cuts board space by 40% vs. legacy opto solutions while supporting hot-swap diagnostics at full speed. |
Use Scenario: Isolating feedback signals from secondary-side TL431 shunt regulator to primary-side PWM controller. IC Role / Device Role / Timing Role: Transmits error amplifier output across isolation barrier with 5 ns minimum pulse width support. Use Value: Maintains regulation stability during 100 kHz+ switching with no startup delay or initialization sequence. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM131D0BRWZ | 3-channel, 150 Mbps, 3.75 kVRMS, default-low fail-safe, 10.3 mm × 7.5 mm SOIC-WB | Lacks AEC-Q100 qualification and 5 kV reinforced rating; limited to industrial, not automotive BMS. | Select when cost sensitivity outweighs 5 kV requirement and fail-safe polarity matches system logic. |
| ISO7731FDWR | 3-channel, 100 Mbps, 5 kVRMS, default-high, 10.3 mm × 7.5 mm SOIC-WB, 11 ns max propagation delay | Lower data rate limits use in >100 kHz SMPS feedback; higher 11 ns delay impacts tight-loop motor control. | Choose for TI ecosystem designs where 100 Mbps suffices and ISO7731FDWR's integrated LDO simplifies supply design. |
Compared with ADUM131D0BRWZ and ISO7731FDWR, SI8635ET-IS uniquely combines AEC-Q100 qualification, 5 kV reinforced isolation, 150 Mbps speed, and sub-10 ns timing-making it the only drop-in solution for automotive traction inverter gate drive and high-voltage BMS monitoring where all four parameters are mandatory.
Availability
SI8635ET-IS is available at Aetrix Electronics and suitable for battery management systems, traction inverters, and industrial PLC I/O modules requiring stable component supply across automotive and industrial lifecycles.
Supply support for SI8635ET-IS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si863x family was designed specifically for high-reliability, high-speed isolation in automotive electrification and industrial automation-emphasizing AEC-Q100 compliance, reinforced safety certification, and RF-based timing precision.
FAQ
What is the isolation rating and safety certification status of SI8635ET-IS?
SI8635ET-IS provides 5 kVRMS reinforced isolation and is certified to UL 1577, CSA Component Notice 5A, VDE 0884-10 (reinforced), IEC 60950-1, IEC 60601-1, and CQC GB4943.1. These certifications validate its use in medical, industrial, and automotive applications where double/reinforced insulation is mandated by end-equipment standards. SI8635ET-IS meets all requirements for reinforced insulation per IEC 62368-1 and IEC 60747-5-5.
Does SI8635ET-IS require startup initialization or configuration before operation?
No, SI8635ET-IS requires no startup initialization or configuration. Its RF-based architecture enables immediate data transmission upon power-up. Outputs transition to valid logic states within 40 µs (max) after VDD1 and VDD2 reach operating voltage, with no firmware, register writes, or external clock required. This zero-initialization behavior is confirmed in Section 2.1 and Figure 3.1 of the Si8630/31/35 datasheet.
What is the default output behavior of SI8635ET-IS during input-side power loss?
SI8635ET-IS has a hardware-defined default-high fail-safe mode. When VDD1 is unpowered but VDD2 remains active, outputs B1–B3 are actively driven high via internal 10 µA pull-ups-ensuring a known safe state in battery monitoring or fault-detection circuits. This behavior is fixed by the "ET" ordering suffix and does not require external components or configuration.
How does SI8635ET-IS achieve high noise immunity in electric vehicle power stages?
SI8635ET-IS achieves ≥60 kV/µs common-mode transient immunity (CMTI) through its RF modulation scheme and optimized semiconductor barrier design. This performance prevents data corruption during rapid dV/dt events (>1000 V/µs) in SiC/GaN traction inverters. Measured CMTI exceeds competing isolators by 2×, directly enabling reliable operation without additional RC snubbers or ferrite beads in high-noise motor drive environments.
Can SI8635ET-IS operate with mismatched supply voltages on VDD1 and VDD2 sides?
Yes, SI8635ET-IS supports independent 2.5–5.5 V supplies on VDD1 and VDD2. For example, it can interface a 3.3 V microcontroller (VDD1 = 3.3 V) to a 5 V isolated ADC (VDD2 = 5 V) without level-shifting circuitry. Input thresholds (VT+ = 1.67 V typ, VT– = 1.23 V typ) ensure reliable detection across the full supply range, and output VOH/VOL specs are referenced to their respective local VDD, preserving noise margins on both sides.
SI8635ET-IS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- No
- Number of Channels:
- 3
- Inputs - Side 1/Side 2:
- 3/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 60kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13ns, 13ns
- Pulse Width Distortion (Max):
- 4.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI8635ET-IS FAQ
1.How can I place an order for SI8635ET-IS through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8635ET-IS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8635ET-IS reliable?
The price and inventory of SI8635ET-IS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8635ET-IS is usually 5 days.
3.What payment methods are accepted for SI8635ET-IS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8635ET-IS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8635ET-IS?
SI8635ET-IS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8635ET-IS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8635ET-IS?
For technical support, including SI8635ET-IS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8635ET-IS requirements.
6.How does Aetrix verify that SI8635ET-IS is sourced from the original manufacturer or authorized distributors?
All SI8635ET-IS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8635ET-IS meets industry standards.
7.What is the process for return or replacement of SI8635ET-IS?
All SI8635ET-IS units undergo pre-shipment inspection (PSI). If there is an issue with SI8635ET-IS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8635ET-IS part is unused and in its original packaging.
Return procedure for SI8635ET-IS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8635ET-IS Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
