Skyworks Solutions Inc. SI8640EB-AU
- Part No.:
- SI8640EB-AU
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SI8640EB-AU.pdf
- Description:
- AUTOMOTIVE 2.5 KV 4 FORWARD CHAN
- Quantity:
- Payment:

- Shipping:

Inventory:4,031
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8640EB-AU from Skyworks is a quad-channel, unidirectional digital isolator with 4 inputs on VDD1 side and 0 inputs on VDD2 side, delivering 150 Mbps data rate, <10 ns propagation delay, and 2.5 kV RMS isolation rating in QSOP-16 package. It features Schmitt-trigger inputs, tri-state outputs with single enable control (EN), and selectable high-default fail-safe mode - deployed in battery management systems and isolated ADC interfaces where signal integrity and power-loss behavior are critical.
For engineers reviewing the SI8640EB-AU datasheet, SI8640EB-AU pinout, SI8640EB-AU application, or SI8640EB-AU equivalent, key selection criteria include its 4-channel input-only topology, automotive-grade AEC-Q100 qualification, 2.5–5.5 V dual-supply operation, and reinforced insulation compliance per VDE 0884-10 for safety-critical subsystems.
Technical Context
The SI8640EB-AU implements RF-based on/off keying across a silicon-die isolation barrier, eliminating startup initialization and enabling deterministic timing without PLL lock time. Its architecture supports independent undervoltage lockout (UVLO) on both sides, with VDDUV+ = 2.24 V (typ) and hysteresis of 70 mV (typ), ensuring robust operation during brownout conditions.
All four channels reside on the input side (Side A), driving outputs on Side B; EN is located on Side B and controls all four outputs simultaneously. The device uses Schmitt-trigger inputs (VT+ = 1.67 V, VT– = 1.23 V, VHYS = 0.44 V typ) for >50 kV/µs common-mode transient immunity and operates across –40 to +125 °C ambient temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels & Direction | 4 unidirectional channels, input-only on VDD1 side (A-side), output-only on VDD2 side (B-side) |
| Max Data Rate | 150 Mbps - supports high-speed serial links like SPI, RS-485 transceiver control, and isolated CAN FD gateways |
| Propagation Delay | 8.0 ns (typ) - enables sub-10 ns timing-critical feedback loops in motor control and power inverters |
| Isolation Rating | 2.5 kV RMS - certified to UL 1577, CSA 5A, and basic VDE 0884-10 for industrial and automotive end-equipment |
| Supply Voltage Range | 2.5–5.5 V per side - allows interoperability with 3.3 V microcontrollers and 5 V analog front-ends without level shifters |
| Fail-Safe Default | High - outputs drive logic high during VDD1 loss while VDD2 remains powered, preventing undefined states in BMS fault signaling |
| Package | QSOP-16 - 0.150" wide body, 1.27 mm pitch, RoHS-compliant, JEDEC-standard reflow profile (260 °C peak) |
Pinout & Package
SI8640EB-AU is housed in a 16-pin QSOP package with 1.27 mm lead pitch and 0.150" body width. Pin numbering follows standard QSOP convention (pin 1 marked, counterclockwise).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Input-side power supply | Supplies power to input buffers and RF transmitter; must be bypassed with 0.1 µF capacitor near pin |
| GND1 | Input-side ground reference | Return path for VDD1; requires low-inductance connection to isolate noise coupling into isolation barrier |
| INA1–INA4 | Digital input signals (Side A) | Accept 2.0–5.5 V logic; Schmitt-triggered for noise rejection; no external pull-up/down required |
| VDD2 | Output-side power supply | Supplies power to RF receiver and output drivers; independent of VDD1 for galvanic isolation |
| GND2 | Output-side ground reference | Isolated return path for VDD2; maintains >8 mm creepage distance from GND1 in PCB layout |
| EN | Enable control input (Side B) | Active-high; drives all four outputs into high-impedance when low - used for system-level power sequencing |
| OUTB1–OUTB4 | Isolated digital outputs (Side B) | 50 Ω nominal output impedance; compatible with 50 Ω transmission lines; support 4 mA sink/source at 0.4 V/4.8 V |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates LED aging and temperature drift issues of optocouplers; enables stable 150 Mbps performance over –40 to +125 °C |
| Tri-state output control via EN | Single-pin global disable reduces PCB routing complexity vs. per-channel enables; supports hot-swap and power-gating use cases |
| Selectable high-default fail-safe mode | Guarantees known logic state (high) on OUTBx during VDD1 loss - critical for fault reporting in automotive BMS |
| Ultra-low power at 100 Mbps | 5.5 mA per channel at 5 V / 100 Mbps - cuts isolation-related power by >40% vs. legacy capacitive isolators |
| AEC-Q100 Grade 1 qualification | Validated for automotive applications including on-board chargers and traction inverters; supported with AIAG PPAP documentation |
Applications
| Battery Management System (BMS) | Isolated ADC Interface |
|---|---|
Use Scenario: Monitoring cell voltage and temperature in high-voltage EV battery packs with >400 V DC bus. IC Role / Device Role / Timing Role: Isolates analog front-end SPI clock/data lines from MCU domain while preserving timing integrity for real-time sampling. Use Value: Enables 150 Mbps SPI communication across 2.5 kV barrier with <10 ns skew, reducing conversion latency and improving SOC estimation accuracy. | Use Scenario: Interfacing isolated sigma-delta ADCs (e.g., AMC1306) to host processors in industrial motor drives. IC Role / Device Role / Timing Role: Transfers oversampled bitstream from ADC's isolated domain to controller domain with precise channel-to-channel timing alignment. Use Value: 0.5 ns channel-channel skew and 2 ns propagation delay skew preserve phase coherence across multi-channel current sensing. |
| On-Board Charger (OBC) | Traction Inverter Control |
Use Scenario: Signal isolation between AC/DC PFC controller and DC/DC secondary-side supervisor in bidirectional OBCs. IC Role / Device Role / Timing Role: Carries PWM enable/disable commands and fault flags across isolation barrier with fail-safe high default during primary-side brownout. Use Value: Prevents unintended gate drive activation during power loss - meets ISO 26262 ASIL-B functional safety requirements. | Use Scenario: Isolating gate driver enable signals and DESAT feedback from IGBT/SiC modules in 800 V traction inverters. IC Role / Device Role / Timing Role: Delivers <10 ns propagation delay and 5 ns minimum pulse width to support 50+ kHz switching frequencies with tight dead-time control. Use Value: Reduces timing uncertainty in gate drive paths, minimizing shoot-through risk and improving inverter efficiency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM140E0BRQZ | 4-channel, 150 Mbps, 2.5 kV RMS, SOIC-16 narrow body; no fail-safe default option; 10 ns max propagation delay | Lacks selectable high/low fail-safe mode; not AEC-Q100 qualified; suited for industrial automation but not automotive BMS | Choose when cost-sensitive industrial designs require pin-compatible replacement without fail-safe or automotive certification needs |
| ISO7740FDWR | 4-channel, 100 Mbps, 5 kV RMS, SOIC-16 wide body; fails low by default; 11 ns max propagation delay; TI-recommended for EV charging | Lower data rate limits SPI bandwidth; higher isolation rating enables smaller creepage margins; fails low instead of high | Prefer when reinforced 5 kV isolation is mandatory and fail-low behavior aligns with system fault logic - e.g., charger interlock monitoring |
Compared with ADUM140E0BRQZ and ISO7740FDWR, SI8640EB-AU uniquely combines AEC-Q100 qualification, high-default fail-safe mode, and QSOP-16 footprint - making it optimal for space-constrained automotive BMS modules requiring guaranteed safe-state behavior during supply faults.
Availability
SI8640EB-AU is available at Aetrix Electronics and suitable for battery management systems, on-board chargers, traction inverters, and isolated ADC interfaces requiring stable component supply across automotive and industrial production programs.
Supply support for SI8640EB-AU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for wireless infrastructure, automotive, and industrial markets.
The Si864x family was engineered specifically for high-reliability, high-speed digital isolation in automotive electrification and industrial power systems - emphasizing AEC-Q100 compliance, low-power operation, and robust noise immunity across extended temperature ranges.
FAQ
What is the isolation rating and safety certification status of SI8640EB-AU?
SI8640EB-AU provides 2.5 kV RMS isolation and is certified to UL 1577 (1 min), CSA Component Notice 5A, and basic VDE 0884-10. It meets IEC 62368-1 and IEC 60601-1 requirements for reinforced insulation in medical and industrial equipment. As an automotive-grade part, it carries full AEC-Q100 Grade 1 qualification and is supported with AIAG-compliant PPAP documentation.
Does SI8640EB-AU require external pull-up or pull-down resistors on its inputs or outputs?
No. SI8640EB-AU integrates internal 2 µA pull-ups on inputs/outputs for high-default variants like SI8640EB-AU, eliminating need for external biasing. Its Schmitt-trigger inputs (VT+ = 1.67 V, VT– = 1.23 V) provide inherent noise immunity, and outputs drive 4 mA at VOH/VOL specifications without external termination under standard loads.
How does the EN pin function on SI8640EB-AU, and what happens to outputs when EN is low?
EN is a single active-high enable input on the output side (VDD2 domain). When EN = low, all four outputs (OUTB1–OUTB4) enter high-impedance state within 12 ns (ten2 max), decoupling downstream circuitry. This feature enables system-level power sequencing and hot-swap capability without affecting input-side operation.
What is the maximum ambient operating temperature for SI8640EB-AU, and how does temperature affect propagation delay?
SI8640EB-AU operates from –40 to +125 °C ambient temperature. Propagation delay varies from 5.0 ns (min) to 13 ns (max) across this range, with typical value of 8.0 ns at 25 °C and 5 V supply. Temperature-induced delay variation is monotonic and fully characterized per Table 4.2 - enabling accurate timing budgeting in automotive powertrain applications.
Can SI8640EB-AU interface directly with 3.3 V microcontrollers and 5 V analog circuits?
Yes. SI8640EB-AU supports independent 2.5–5.5 V supplies on both sides: VDD1 can be 3.3 V for MCU-side logic compatibility, while VDD2 can be 5 V to drive analog ICs or level-shifted interfaces. Input thresholds (VIH = 2.0 V min, VIL = 0.8 V max) and output drive strength (VOH ≥ VDD2 – 0.4 V) ensure robust interoperability across mixed-voltage domains without external level shifters.
SI8640EB-AU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si864x
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 4/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13ns, 13ns
- Pulse Width Distortion (Max):
- 4.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.375V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
SI8640EB-AU FAQ
1.How can I place an order for SI8640EB-AU through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8640EB-AU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8640EB-AU reliable?
The price and inventory of SI8640EB-AU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8640EB-AU is usually 5 days.
3.What payment methods are accepted for SI8640EB-AU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8640EB-AU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8640EB-AU?
SI8640EB-AU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8640EB-AU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8640EB-AU?
For technical support, including SI8640EB-AU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8640EB-AU requirements.
6.How does Aetrix verify that SI8640EB-AU is sourced from the original manufacturer or authorized distributors?
All SI8640EB-AU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8640EB-AU meets industry standards.
7.What is the process for return or replacement of SI8640EB-AU?
All SI8640EB-AU units undergo pre-shipment inspection (PSI). If there is an issue with SI8640EB-AU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8640EB-AU part is unused and in its original packaging.
Return procedure for SI8640EB-AU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8640EB-AU Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
