My Inquiry
My Account
Skyworks Solutions Inc. SI8640ET-ASR
- Part No.:
- SI8640ET-ASR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI8640ET-ASR.pdf
- Description:
- AUTOMOTIVE 4 CHANNELS 5 KV ISOLA
- Quantity:
- Payment:
- Shipping:
Inventory:4,305
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8640ET-ASR from Skyworks is a quad-channel, unidirectional digital isolator with 4-input/0-output channel configuration, 5 kVRMS reinforced isolation rating, and selectable high-default fail-safe mode. It supports DC–150 Mbps data rates, achieves <10 ns propagation delay, and operates across –40°C to +125°C with 2.5–5.5 V dual-supply flexibility. It is used in isolated gate drivers for traction inverters and battery management systems requiring robust noise immunity and AEC-Q100 compliance.
For engineers reviewing the SI8640ET-ASR datasheet, SI8640ET-ASR pinout, SI8640ET-ASR application, or SI8640ET-ASR equivalent, this page delivers verified specifications, package mapping to WB SOIC-16, functional truth table behavior, fail-safe output state confirmation, and automotive-grade qualification evidence - all directly traceable to Skyworks' Si864x datasheet Rev. 206329A.
Technical Context
The SI8640ET-ASR implements RF-based on/off keying across a semiconductor isolation barrier, eliminating startup initialization and enabling deterministic timing without PLL lock or calibration. Its four isolated channels are all input-side referenced (VDD1), with outputs driven on the isolated side (VDD2) and controlled by a single EN pin that places all four outputs into high-impedance when deasserted.
It features Schmitt-trigger inputs (VT+ = 1.67 V typ, VT– = 1.23 V typ) for >0.4 V hysteresis, 50 Ω nominal output impedance, and CMTI of 60 kV/µs min. The device enters undervoltage lockout below 2.16 V (VDDUV–) and exits above 2.24 V (VDDUV+), with 70 mV hysteresis ensuring glitch-free power sequencing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 5000 VRMS for 1 minute; certified to reinforced VDE 0884-10 and UL 1577 - enables use in safety-critical EV traction inverters and medical isolation barriers. |
| Max Data Rate | 150 Mbps - supports high-speed SPI, UART, and PWM feedback loops in motor control and isolated ADC interfaces. |
| Propagation Delay | 8.0 ns typical (max 13 ns) - ensures sub-10 ns timing alignment critical for gate driver dead-time control and real-time protection circuits. |
| Channel-Channel Skew | 0.4 ns typical (max 2.5 ns) - guarantees tight synchronization across all four isolated signals in multi-phase inverter control. |
| Supply Voltage Range | 2.5–5.5 V on both sides - allows interoperability with 3.3 V microcontrollers and 5 V analog front-ends without level-shifting. |
| Fail-Safe Default | High-output state during input-side power loss - prevents unintended low-side FET turn-on in isolated half-bridge drivers. |
| CMTI | 60 kV/µs minimum - maintains signal integrity in high-dV/dt environments like SiC/GaN inverter switching nodes. |
Pinout & Package
SI8640ET-ASR is housed in a RoHS-compliant wide-body SOIC-16 package (WB SOIC-16, -AS suffix), with 8.0 mm creepage and reinforced insulation suitable for 5 kVRMS working voltage applications. Pin 1 is marked with a dot; pin 16 is VDD2, pin 8 is GND2, pin 1 is VDD1, and pin 9 is GND1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 | VDD1 supply pins | Input-side power rails; each pair powers two channels - decoupling required per side with 0.1 µF capacitor close to pins 1 & 2 (VDD1) and pins 9 & 10 (GND1). |
| 5, 6, 7, 8 | Input channels A1–A4 | Digital inputs referenced to VDD1/GND1; Schmitt-triggered for >0.4 V noise margin - compatible with CMOS, LVCMOS, and open-drain sources. |
| 9, 10, 11, 12 | GND1 ground pins | Input-side reference plane; multiple pins reduce ground bounce and improve EMI performance in high-speed operation. |
| 13 | EN | Active-high enable controlling all four outputs; drives B1–B4 into high-Z when low - enables shared enable control for system-level power sequencing. |
| 14, 15, 16 | B1–B4 outputs | Isolated-side outputs referenced to VDD2/GND2; 50 Ω nominal drive impedance - requires controlled-impedance PCB routing for >50 Mbps operation. |
| 16 | VDD2 | Output-side supply rail; powers all four output drivers - must be independently bypassed with 0.1 µF capacitor near pin 16. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates startup initialization and optical aging concerns - enables immediate data transmission after power-up with no calibration overhead. |
| Selectable high-default fail-safe mode | Guarantees logic-high output when VDD1 is unpowered - prevents false turn-on of downstream MOSFET gates in BMS fault conditions. |
| Tri-state outputs via single EN pin | Allows dynamic disabling of all four isolated outputs using one control signal - simplifies system-level isolation domain power gating. |
| 60 kV/µs CMTI (min) | Withstands rapid common-mode transients in SiC inverter switching nodes - avoids data corruption during 1000 V/µs bus transitions. |
| AEC-Q100 Grade 1 qualification | Validated for operation from –40°C to +125°C ambient - meets automotive powertrain requirements without derating. |
Applications
| Motor Control Systems | On-Board Chargers (OBC) |
|---|---|
|
Use Scenario: Isolating PWM signals and fault feedback between MCU and gate drivers in 3-phase inverter stacks. IC Role / Device Role / Timing Role: Quad-channel unidirectional isolator delivering synchronized, low-skew gate drive enable/disable and DESAT feedback to MCU. Use Value: 0.4 ns channel-channel skew and 8 ns propagation delay ensure precise dead-time control and fast overcurrent response (<100 ns loop time). |
Use Scenario: Signal isolation between primary-side controller and secondary-side monitoring in bidirectional AC/DC converters. IC Role / Device Role / Timing Role: Isolating communication lines (UART/SPI) and status signals across 5 kV reinforced barrier in OBC power stage. Use Value: 5000 VRMS reinforced isolation and VDE 0884-10 certification meet IEC 62109 and UL 62368-1 system-level safety requirements. |
| Battery Management Systems (BMS) | Traction Inverters |
|
Use Scenario: Isolating cell voltage measurement data and balancing commands between isolated slave controllers and master MCU. IC Role / Device Role / Timing Role: Transmitting precision ADC readouts and balancing enable signals across high-voltage battery pack domains. Use Value: High CMTI (60 kV/µs) prevents corruption during pack-level switching events; 150 Mbps rate supports fast multiplexed ADC reads. |
Use Scenario: Providing isolated gate drive signals and DESAT feedback for SiC modules in EV traction inverters. IC Role / Device Role / Timing Role: Delivering synchronized, fail-safe gate enable signals to six half-bridge legs while reporting fault status. Use Value: High-default fail-safe mode ensures gate off during controller reset; AEC-Q100 Grade 1 rating supports 15-year vehicle lifetime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-channel digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI8640BB-ASR | Same WB SOIC-16 package and 5 kV rating, but default-low fail-safe mode (vs. high-default in SI8640ET-ASR). | Used where active-low enable or reset signaling is required; not suitable for gate drivers needing default-off safety. | Select SI8640BB-ASR only if system logic requires low-default outputs during power loss. |
| ADUM140D0BRWZ | 4-channel, 5 kV, default-high, but rated only to 100 Mbps and lacks AEC-Q100 qualification. | Suitable for industrial automation, not automotive traction systems requiring Grade 1 temperature and lifetime validation. | Choose ADUM140D0BRWZ only for cost-sensitive non-automotive designs where 100 Mbps suffices and AEC-Q100 is not mandated. |
Compared with SI8640BB-ASR, SI8640ET-ASR provides guaranteed high-default output for fail-safe gate control; compared with ADUM140D0BRWZ, it adds 50 Mbps bandwidth headroom and full automotive qualification - critical for EV powertrain reliability.
Availability
SI8640ET-ASR is available at Aetrix Electronics and suitable for battery management systems, traction inverters, on-board chargers, and isolated industrial power supplies requiring stable component supply across automotive and industrial lifecycles.
Supply support for SI8640ET-ASR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for wireless, automotive, and industrial markets.
The Si864x family was designed specifically for high-reliability, high-speed digital isolation in automotive powertrain and industrial energy systems - emphasizing AEC-Q100 compliance, reinforced safety certification, and ultra-low propagation skew.
FAQ
What is the isolation rating and safety certification status of the SI8640ET-ASR?
The SI8640ET-ASR is rated for 5000 VRMS isolation for 1 minute and certified to reinforced VDE 0884-10, UL 1577, CSA 5A, and CQC GB4943.1. It meets IEC 62368-1 and IEC 60601-1 requirements for reinforced insulation, making it suitable for medical and EV traction applications where double insulation is mandated.
Does the SI8640ET-ASR require startup initialization or configuration before operation?
No, the SI8640ET-ASR requires no startup initialization. Its RF-based isolation architecture begins transmitting valid data within 40 µs of power application (tSU max), with no firmware, register writes, or external clock needed - unlike PLL-based isolators or optocoupler replacements requiring bias stabilization.
What is the function of the EN pin on the SI8640ET-ASR, and how does it affect output behavior?
The EN pin on the SI8640ET-ASR is an active-high enable that controls all four outputs (B1–B4). When EN is low, outputs enter high-impedance state; when high, they follow their respective input states (A1–A4). This allows centralized power-domain control without individual channel enables - confirmed in Table 3.2 of the Si864x datasheet.
How does the fail-safe default-high mode of the SI8640ET-ASR behave during input-side power loss?
When VDD1 is unpowered while VDD2 remains active, the SI8640ET-ASR outputs (B1–B4) default to logic high within 12 ns (tSD max), as specified in Table 3.1. This behavior is factory-configured and immutable - critical for preventing unintended FET conduction in isolated half-bridge gate drivers during MCU brownout.
Is the SI8640ET-ASR qualified for automotive applications, and what standards does it meet?
Yes, the SI8640ET-ASR carries the "-A" automotive suffix and is fully AEC-Q100 Grade 1 qualified (–40°C to +125°C), manufactured with zero-defect automotive process flows, AIAG-compliant PPAP documentation, and IMDS/CAMDS material declarations - meeting OEM requirements for electric vehicle powertrain modules.
SI8640ET-ASR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si864x
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 4/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13ns, 13ns
- Pulse Width Distortion (Max):
- 4.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.375V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI8640ET-ASR FAQ
1.How can I place an order for SI8640ET-ASR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8640ET-ASR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8640ET-ASR reliable?
The price and inventory of SI8640ET-ASR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8640ET-ASR is usually 5 days.
3.What payment methods are accepted for SI8640ET-ASR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8640ET-ASR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8640ET-ASR?
SI8640ET-ASR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8640ET-ASR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8640ET-ASR?
For technical support, including SI8640ET-ASR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8640ET-ASR requirements.
6.How does Aetrix verify that SI8640ET-ASR is sourced from the original manufacturer or authorized distributors?
All SI8640ET-ASR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8640ET-ASR meets industry standards.
7.What is the process for return or replacement of SI8640ET-ASR?
All SI8640ET-ASR units undergo pre-shipment inspection (PSI). If there is an issue with SI8640ET-ASR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8640ET-ASR part is unused and in its original packaging.
Return procedure for SI8640ET-ASR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8640ET-ASR Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
