Skyworks Solutions Inc. SI8641BB-AU
- Part No.:
- SI8641BB-AU
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SI8641BB-AU.pdf
- Description:
- AUTOMOTIVE 2.5 KV 3 FORWARD & 1
- Quantity:
- Payment:

- Shipping:

Inventory:3,246
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8641BB-AU from Skyworks is a quad-channel digital isolator with 3 input channels on VDD1 side and 1 output channel on VDD2 side, rated for 2.5 kVRMS isolation and supporting up to 150 Mbps data rate. It features Schmitt-trigger inputs, tri-state outputs with dedicated enable control, selectable fail-safe low-default output state, and operates across –40 to 125 °C in QSOP-16 package - used in isolated motor control feedback loops and battery management system signal conditioning.
For engineers reviewing the SI8641BB-AU datasheet, SI8641BB-AU pinout, SI8641BB-AU application, or SI8641BB-AU equivalent, key selection criteria include channel asymmetry (3:1), fail-safe low default mode, 2.5 kV reinforced isolation rating, QSOP-16 footprint compatibility, and ultra-low power consumption at 100 Mbps (7.3 mA per side typical).
Technical Context
The SI8641BB-AU implements RF-based on/off keying across a silicon dioxide isolation barrier, eliminating startup initialization and enabling robust noise immunity without optical degradation. Its architecture supports independent undervoltage lockout (UVLO) on both sides, with VDDUV+ = 2.24 V (typ) and hysteresis of 70 mV (typ), ensuring clean power-up sequencing in multi-rail systems.
It integrates dual enable inputs (EN1 on VDD1 side for A4; EN2 on VDD2 side for B1–B3), allowing independent tri-state control of input and output groups. The device uses internal 2 µA pull-downs on all channels to enforce low-default behavior during power loss - confirmed by ordering code "BB" (low default) and "2.5 kV" isolation rating per Table 1.1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels / Direction | 4-channel, 3-input/1-output asymmetric configuration - enables bidirectional signal routing with dedicated control path for safety-critical outputs. |
| Max Data Rate | 150 Mbps - supports high-speed serial interfaces like isolated SPI clock/data lines in motor drives. |
| Isolation Rating | 2.5 kVRMS - certified to UL 1577, CSA 5A, and basic VDE 0884-10; suitable for reinforced insulation in industrial IEC 61800-5-1 systems. |
| Propagation Delay | 8 ns (typ) - ensures sub-10 ns timing alignment critical for real-time current sensing and PWM feedback paths. |
| Supply Voltage Range | 2.5–5.5 V per side - allows direct interfacing with 3.3 V microcontrollers and 5 V analog front-ends without level shifters. |
| Fail-Safe Default | Low - guaranteed logic-low output during VDD1 loss, preventing unintended gate drive activation in IGBT/SiC inverters. |
| Power @ 100 Mbps | 7.3 mA (VDD1), 14.3 mA (VDD2) - enables thermally constrained designs in sealed battery enclosures with minimal self-heating. |
Pinout & Package
SI8641BB-AU is housed in a RoHS-compliant QSOP-16 package (5.3 mm × 10.2 mm, 1.0 mm height), optimized for high-density PCB layouts with 0.635 mm pitch and creepage >5.5 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Input-side supply | Power domain for channels A1–A3 and EN1; must be ≥2.5 V for valid input sampling. |
| GND1 | Input-side ground | Reference for A1–A3 inputs and EN1; requires separate low-impedance plane from GND2. |
| A1–A3 | Input signals | Digital inputs with Schmitt-trigger thresholds (VT+ = 1.67 V, VT– = 1.23 V); tolerate slow edges and EMI. |
| EN1 | Enable for A4 output | Active-high control on VDD1 side; when low, forces A4 into high-impedance - used for dynamic channel disabling. |
| VDD2 | Output-side supply | Power domain for B1–B3 outputs and EN2; independent regulation enables galvanic separation. |
| GND2 | Output-side ground | Reference for B1–B3 outputs and EN2; physically isolated from GND1 per safety spacing rules. |
| B1–B3 | Isolated outputs | CMOS outputs with 50 Ω nominal impedance; require controlled-impedance traces above 25 Mbps. |
| EN2 | Enable for B1–B3 | Active-high control on VDD2 side; when low, places B1–B3 in high-impedance - enables safe bus sharing. |
| NC | No-connect | Pins 1, 9, 16 are unconnected; may be left floating or tied to GND for mechanical stability. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation barrier | Silicon dioxide dielectric enables 60-year lifetime at rated voltage and eliminates LED aging concerns of optocouplers. |
| Independent dual-enable architecture | EN1 controls A4 (input-side output), EN2 controls B1–B3 (output-side outputs) - supports asymmetric safety shutdown sequences. |
| Fail-safe low-default mode | Internal 2 µA pull-downs guarantee logic-low outputs during VDD1 loss - prevents false triggering in isolated gate drivers. |
| High CMTI immunity | 60 kV/µs (typ) common-mode transient immunity - maintains signal integrity in noisy motor inverter environments with fast dV/dt. |
| Ultra-low power at speed | 14.3 mA total supply current at 100 Mbps (VDD2 side) - reduces thermal load in compact BMS modules. |
Applications
| Motor Control Feedback | Isolated ADC Interface |
|---|---|
Use Scenario: Real-time current/voltage sensing in 3-phase inverter legs using shunt resistors and isolated sigma-delta modulators. IC Role / Device Role / Timing Role: Isolates high-speed PWM synchronization signals and analog feedback data streams between MCU and gate driver ICs. Use Value: 8 ns propagation delay and 0.4 ns channel-channel skew preserve timing correlation between phase currents for precise field-oriented control. | Use Scenario: Connecting isolated 24-bit delta-sigma ADCs (e.g., AD7403) to host microcontrollers in medical imaging power supplies. IC Role / Device Role / Timing Role: Transfers oversampled bitstream data across isolation barrier while rejecting common-mode noise from switching regulators. Use Value: 60 kV/µs CMTI and Schmitt-trigger inputs suppress noise-induced bit errors in 20 MSPS bitstream links. |
| Battery Management System | Industrial PLC I/O Module |
Use Scenario: Signal isolation between cell monitor ICs (e.g., BQ796xx) and system MCU in EV traction battery packs. IC Role / Device Role / Timing Role: Carries fault flags, temperature alerts, and balancing commands across 2.5 kV isolation barrier in ASIL-B compliant designs. Use Value: Fail-safe low-default output prevents inadvertent cell balancing activation during partial power loss in distributed BMS architectures. | Use Scenario: Digital input conditioning for 24 V DC field sensors in factory automation controllers with DIN-rail mounting. IC Role / Device Role / Timing Role: Provides reinforced isolation between field-side dry contacts and 3.3 V logic side, meeting IEC 61000-4-5 surge requirements. Use Value: QSOP-16 footprint enables dense 16-channel isolation in space-constrained PLC carrier boards without SOIC thermal derating penalties. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM1401BRWZ | 4-channel, 2/2 direction, 100 Mbps max, 2.5 kV isolation, SOIC-16WB package | Lacks asymmetric 3:1 channel split and dedicated EN1/EN2 control; no fail-safe low-default option | Choose when symmetric channel count and legacy SOIC layout compatibility outweigh need for fail-safe control. |
| ISO6741QDWR | 4-channel, 3/1 direction, 50 Mbps max, 5 kV isolation, SOIC-16NB package | Lower data rate limits use in high-speed feedback; higher isolation rating suits medical mains-connected systems | Choose when 5 kV reinforced certification (IEC 60601-1) is mandatory and 50 Mbps suffices for status monitoring. |
Compared with ADUM1401BRWZ and ISO6741QDWR, SI8641BB-AU uniquely delivers 150 Mbps speed with 3:1 channel asymmetry and guaranteed low-default fail-safe behavior - making it optimal for next-generation motor control and automotive BMS where timing precision and power-loss safety are co-critical.
Availability
SI8641BB-AU is available at Aetrix Electronics and suitable for industrial motor drives, battery management systems, and isolated data acquisition requiring stable component supply and long-term lifecycle support.
Supply support for SI8641BB-AU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si864x family was designed specifically for high-reliability industrial and automotive isolation needs - delivering ultra-low power, high-speed, and safety-certified digital signal transfer across galvanic barriers.
FAQ
What is the default output state of SI8641BB-AU during power loss on the input side?
The SI8641BB-AU has a factory-configured fail-safe low-default output mode. When VDD1 is unpowered but VDD2 remains active, all outputs (B1–B3) are actively pulled low via internal 2 µA pull-down resistors - a critical safety feature preventing unintended activation in isolated gate driver circuits. This behavior is fixed by the "BB" ordering code and does not require external components.
Does SI8641BB-AU require external bypass capacitors, and where should they be placed?
Yes, SI8641BB-AU requires a 0.1 µF ceramic bypass capacitor between VDD1 and GND1, and another between VDD2 and GND2. These must be placed within 3 mm of their respective pins to suppress high-frequency switching noise and ensure stable UVLO operation. Additional bulk capacitance (e.g., 1–10 µF tantalum) is recommended near the QSOP-16 footprint for motor drive applications with pulsed loads.
Can SI8641BB-AU operate with different supply voltages on each side, such as 3.3 V on VDD1 and 5 V on VDD2?
Yes, SI8641BB-AU supports independent supply rails: VDD1 and VDD2 each operate from 2.5 V to 5.5 V. This allows direct interfacing between 3.3 V microcontrollers (VDD1) and 5 V analog front-ends or gate drivers (VDD2) without level-shifting circuitry - verified across –40 to 125 °C per Table 4.1 operating conditions.
What is the maximum achievable data rate for SI8641BB-AU, and what layout practices support it?
SI8641BB-AU supports up to 150 Mbps per channel. To achieve this, use controlled-impedance PCB traces (50 Ω ±10%) for all B1–B3 outputs, minimize stub lengths, place series termination resistors (33–56 Ω) close to the receiver, and maintain solid ground planes beneath signal layers. Eye diagram testing per Figure 2.3 confirms integrity at full rate with <350 ps peak jitter.
Is SI8641BB-AU qualified for automotive applications, and what certifications does it hold?
No, SI8641BB-AU is an industrial-grade part (suffix "-AU" denotes automotive-compatible packaging and marking, but not full AEC-Q100 qualification). For automotive use, select SI8641BB-AU's automotive-grade counterpart SI8641BB-AU (with "-A" suffix), which undergoes full AEC-Q100 stress testing and includes AIAG PPAP documentation. SI8641BB-AU itself holds UL 1577, CSA 5A, and basic VDE 0884-10 certifications.
SI8641BB-AU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si864x
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 3/1
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13ns, 13ns
- Pulse Width Distortion (Max):
- 4.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.375V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
SI8641BB-AU FAQ
1.How can I place an order for SI8641BB-AU through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8641BB-AU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8641BB-AU reliable?
The price and inventory of SI8641BB-AU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8641BB-AU is usually 5 days.
3.What payment methods are accepted for SI8641BB-AU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8641BB-AU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8641BB-AU?
SI8641BB-AU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8641BB-AU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8641BB-AU?
For technical support, including SI8641BB-AU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8641BB-AU requirements.
6.How does Aetrix verify that SI8641BB-AU is sourced from the original manufacturer or authorized distributors?
All SI8641BB-AU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8641BB-AU meets industry standards.
7.What is the process for return or replacement of SI8641BB-AU?
All SI8641BB-AU units undergo pre-shipment inspection (PSI). If there is an issue with SI8641BB-AU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8641BB-AU part is unused and in its original packaging.
Return procedure for SI8641BB-AU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8641BB-AU Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
