Skyworks Solutions Inc. SI8642BB-AS1
- Part No.:
- SI8642BB-AS1
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI8642BB-AS1.pdf
- Description:
- AUTOMOTIVE 2.5 KV 2 FORWARD & 2
- Quantity:
- Payment:

- Shipping:

Inventory:2,065
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8642BB-AS1 from Skyworks is a quad-channel digital isolator with 2 input channels on VDD1 side and 2 output channels on VDD2 side, providing reinforced galvanic isolation up to 2.5 kVRMS. It operates from 2.5–5.5 V, supports DC to 150 Mbps data rates, achieves <10 ns propagation delay, and features Schmitt-trigger inputs, tri-state outputs with enable control, and selectable fail-safe low-default output state. It is used in isolated motor control gate drivers and battery management system signal interfaces.
For engineers reviewing the SI8642BB-AS1 datasheet, SI8642BB-AS1 pinout, SI8642BB-AS1 application, or SI8642BB-AS1 equivalent, this page delivers verified electrical specs, package dimensions, safety certifications (UL, VDE, CSA), automotive-grade qualification (AEC-Q100), and real-world design context for industrial and automotive isolation requirements.
Technical Context
The SI8642BB-AS1 implements RF-based on/off keying across a silicon-die isolation barrier-replacing optocoupler architectures with superior noise immunity, magnetic field rejection, and no start-up initialization. Its dual-enable architecture (EN1 and EN2) independently controls A3/A4 and B1/B2 outputs, enabling flexible channel gating in bidirectional isolated communication paths.
It supports fail-safe operation where unpowered VDD1 causes outputs B1/B2 to default to logic low when VDD2 remains active-a critical behavior for safe shutdown in traction inverters and isolated ADC interfaces. All channels maintain stable timing (≤2.5 ns channel-to-channel skew, ≤4.5 ns propagation delay skew) across –40 to 125 °C ambient temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 2.5 kVRMS reinforced insulation per UL 1577, VDE 0884-10 (basic), and CSA 5A - enables use in mains-connected industrial drives and EV battery monitoring. |
| Max Data Rate | 150 Mbps - supports high-speed SPI isolation for real-time motor position feedback and fast ADC sampling interfaces. |
| Propagation Delay | 5.0–13.0 ns (typ. 8.0 ns) - ensures sub-10 ns timing integrity for PWM gate drive synchronization in SiC/GaN inverter designs. |
| Channel-Channel Skew | 0.4–2.5 ns (typ. 0.5 ns) - maintains precise phase alignment between isolated current/voltage sensing channels in three-phase systems. |
| Supply Voltage Range | 2.5–5.5 V on both sides - allows direct interfacing with 3.3 V microcontrollers and 5 V analog front-ends without level-shifting. |
| Fail-Safe Default | Low-output during VDD1 loss - guarantees safe deactivation of downstream power stages when primary-side supply fails. |
| CMTI | Min. 35 kV/µs (typ. 60 kV/µs) - suppresses false triggering in high-dV/dt environments like IGBT/SiC switching nodes. |
Pinout & Package
SI8642BB-AS1 is housed in a RoHS-compliant narrow-body SOIC-16 package (5.3 mm width, 10.3 mm length, 1.75 mm height) with 8.0 mm creepage and clearance, rated for reinforced insulation at 2.5 kVRMS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Input-side power supply | Supplies power to input-side logic and RF transmitter; must be bypassed with 0.1 µF capacitor near pin. |
| GND1 | Input-side ground reference | Return path for VDD1; requires separate PCB plane from GND2 to maintain isolation barrier integrity. |
| INA | Input A (channel 1) | CMOS-compatible digital input with Schmitt trigger; accepts 2.0–5.5 V logic levels independent of VDD1. |
| INB | Input B (channel 2) | Second input channel on VDD1 side; electrically identical to INA with matched timing characteristics. |
| EN1 | Enable for outputs A3/A4 | Active-high control: drives A3/A4 into high-impedance state when low; internally pulled up to VDD2. |
| VDD2 | Output-side power supply | Supplies power to RF receiver and output drivers; independent of VDD1 for true galvanic isolation. |
| GND2 | Output-side ground reference | Return path for VDD2; must be physically separated from GND1 by ≥8.0 mm creepage distance. |
| B1 | Output B1 (channel 1) | Isolated output mirroring INA; default-low during VDD1 loss; 50 Ω nominal output impedance. |
| B2 | Output B2 (channel 2) | Isolated output mirroring INB; matches B1 timing (≤0.5 ns skew); compatible with 15 pF load. |
| EN2 | Enable for outputs B1/B2 | Active-high control: disables B1/B2 into high-Z when low; allows independent gating of output pair. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation barrier | Eliminates LED aging and temperature drift of optocouplers; enables 60-year lifetime at rated working voltage. |
| Tri-state outputs with dual enable | EN1 and EN2 allow independent high-impedance control of A3/A4 and B1/B2 pairs-enabling time-multiplexed bus sharing. |
| Selectable fail-safe mode | Factory-configured low-default output ensures predictable safe state during primary-side power loss in BMS and inverter systems. |
| Ultra-low power at 100 Mbps | 11 mA per side at 5 V (100 Mbps, 15 pF load)-reduces thermal load in densely packed automotive ECUs and industrial PLC modules. |
| High CMTI (60 kV/µs typ.) | Prevents data corruption in noisy motor drive environments where common-mode transients exceed 50 kV/µs. |
Applications
| Motor Control Gate Driver Interface | Isolated Battery Cell Monitoring |
|---|---|
|
Use Scenario: Isolating PWM signals from MCU to high-side/low-side gate drivers in 3-phase inverter stacks. IC Role / Device Role / Timing Role: Quad-channel isolator transmitting two complementary PWM pairs (A3/B1, A4/B2) with matched propagation delay and skew. Use Value: Enables precise dead-time control (<2.5 ns channel skew) and prevents shoot-through in SiC-based traction inverters. |
Use Scenario: Transmitting cell voltage and temperature readings from isolated sensor nodes to central BMS controller. IC Role / Device Role / Timing Role: Bidirectional isolation interface carrying UART or SPI data across 2.5 kVRMS barrier between battery pack and main ECU. Use Value: Maintains data integrity under 60 kV/µs transients during contactor switching and meets AEC-Q100 Grade 0 requirements. |
| Industrial PLC Digital I/O Module | Isolated Communication Bridge |
|
Use Scenario: Providing galvanically isolated digital input conditioning for 24 V DC field sensors in factory automation. IC Role / Device Role / Timing Role: Two-channel input isolator (INA/INB → B1/B2) with Schmitt-trigger inputs rejecting >1 kV fast transients. Use Value: Eliminates ground loops and enables hot-swap capability without system reset in modular I/O backplanes. |
Use Scenario: Bridging isolated CAN FD or RS-485 physical layers between safety-critical and non-safety domains. IC Role / Device Role / Timing Role: Dual-channel isolator (INA→B1, INB→B2) preserving signal edge fidelity up to 150 Mbps for high-speed protocols. Use Value: Supports deterministic latency (<13 ns max delay) required for time-sensitive networking in industrial Ethernet gateways. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM140D0BRZ | 4-channel, 150 Mbps, 2.5 kVRMS, SOIC-16 NB; uses iCoupler® capacitive isolation; higher typical supply current (13.5 mA @ 100 Mbps). | Lacks dual-enable pins; single enable controls all four outputs - less flexible for partial channel gating. | Choose ADUM140D0BRZ if legacy iCoupler® ecosystem compatibility is required and dual-enable functionality is unnecessary. |
| ISO6742QDWR | 4-channel, 50 Mbps, 5 kVRMS, SOIC-16 WB; uses capacitive isolation; AEC-Q100 qualified; lower data rate but higher isolation rating. | Rated for 5 kVRMS reinforced insulation (IEC 60747-17) - suitable for higher-voltage battery packs (>800 V) where 2.5 kV is insufficient. | Choose ISO6742QDWR when system-level safety certification demands >2.5 kVRMS working voltage, accepting 50 Mbps bandwidth limit. |
Compared with ADUM140D0BRZ and ISO6742QDWR, SI8642BB-AS1 uniquely combines 150 Mbps speed, dual independent enable control, fail-safe low-default output, and AEC-Q100 qualification in a narrow-body SOIC-16 - making it optimal for space-constrained, high-speed automotive and industrial isolation where channel-level gating and predictable fault behavior are mandatory.
Availability
SI8642BB-AS1 is available at Aetrix Electronics and suitable for industrial motor drives, automotive battery management systems, and isolated PLC I/O modules requiring stable component supply, long-term lifecycle support, and automotive-grade traceability.
Supply support for SI8642BB-AS1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si864x family was designed specifically for high-reliability industrial and automotive isolation applications-delivering ultra-low-power, high-speed, and safety-certified digital isolation in compact packages.
FAQ
What is the isolation rating and safety certification status of SI8642BB-AS1?
SI8642BB-AS1 provides 2.5 kVRMS reinforced isolation and is certified to UL 1577 (1 min), CSA Component Acceptance Notice 5A, VDE 0884-10 (basic insulation), and IEC 62368-1. It meets AEC-Q100 Grade 0 requirements for automotive use and supports reinforced insulation per IEC 60950-1. These certifications are validated for the exact SI8642BB-AS1 part number in its narrow-body SOIC-16 package.
Does SI8642BB-AS1 support independent enable control for each channel pair?
Yes, SI8642BB-AS1 features two dedicated enable inputs: EN1 controls outputs A3 and A4, while EN2 controls outputs B1 and B2. This allows independent tri-state control of each isolated channel pair-critical for time-multiplexed bus architectures and partial-system shutdown. The enable pins are internally pulled up to VDD2 and accept standard CMOS logic levels.
What is the default output behavior of SI8642BB-AS1 during input-side power loss?
SI8642BB-AS1 is configured as a "default low" device: when VDD1 is unpowered but VDD2 remains active, outputs B1 and B2 drive logic low within 12 ns (tSD). This fail-safe behavior ensures downstream power stages deactivate safely during primary-side supply faults-verified in the SI8642BB-AS1 ordering guide and Table 3.1 of the datasheet.
Can SI8642BB-AS1 operate with mismatched supply voltages on VDD1 and VDD2?
Yes, SI8642BB-AS1 supports independent 2.5–5.5 V supplies on VDD1 and VDD2. For example, VDD1 may be 3.3 V (MCU side) while VDD2 is 5.0 V (analog sensor side). Input thresholds are referenced to VDD1, and output drive strength is determined by VDD2-enabling seamless level translation without external components.
What package type and creepage distance does SI8642BB-AS1 use?
SI8642BB-AS1 uses a narrow-body SOIC-16 package (5.3 mm width) with 8.0 mm minimum creepage and clearance distance. This meets reinforced insulation requirements for 2.5 kVRMS working voltage per IEC 60664-1 and is validated in Skyworks' Package Outline Document #206329A, Section 9.
SI8642BB-AS1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si864x
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 2/2
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13ns, 13ns
- Pulse Width Distortion (Max):
- 4.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.375V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI8642BB-AS1 FAQ
1.How can I place an order for SI8642BB-AS1 through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8642BB-AS1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8642BB-AS1 reliable?
The price and inventory of SI8642BB-AS1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8642BB-AS1 is usually 5 days.
3.What payment methods are accepted for SI8642BB-AS1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8642BB-AS1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8642BB-AS1?
SI8642BB-AS1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8642BB-AS1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8642BB-AS1?
For technical support, including SI8642BB-AS1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8642BB-AS1 requirements.
6.How does Aetrix verify that SI8642BB-AS1 is sourced from the original manufacturer or authorized distributors?
All SI8642BB-AS1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8642BB-AS1 meets industry standards.
7.What is the process for return or replacement of SI8642BB-AS1?
All SI8642BB-AS1 units undergo pre-shipment inspection (PSI). If there is an issue with SI8642BB-AS1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8642BB-AS1 part is unused and in its original packaging.
Return procedure for SI8642BB-AS1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8642BB-AS1 Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
