Skyworks Solutions Inc. SI8642BD-ASR
- Part No.:
- SI8642BD-ASR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI8642BD-ASR.pdf
- Description:
- AUTOMOTIVE 5 KV 2 FORWARD & 2 RE
- Quantity:
- Payment:

- Shipping:

Inventory:3,939
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8642BD-ASR from Skyworks is a quad-channel digital isolator with 2 input channels on VDD1 side and 2 output channels on VDD2 side, rated for 5.0 kVRMS reinforced isolation in wide-body SOIC-16 package. It supports DC–150 Mbps data rates, achieves <10 ns propagation delay, and operates across –40 to 125 °C for use in isolated motor control gate drivers and battery management system signal interfaces.
For engineers reviewing the SI8642BD-ASR datasheet, SI8642BD-ASR pinout, SI8642BD-ASR application, or SI8642BD-ASR equivalent, key selection criteria include its fail-safe low-default output state, 5 kVRMS isolation rating, tri-state enable control per side, and automotive-grade AEC-Q100 qualification-critical for high-reliability power conversion and EV traction inverter designs.
Technical Context
The SI8642BD-ASR implements RF-based on/off keying across a silicon-dielectric isolation barrier, eliminating startup initialization and providing inherent noise immunity without optical coupling. Its dual-enable architecture (EN1 for A3/A4, EN2 for B1/B2) enables independent channel-group control for synchronized signal routing in bidirectional isolated interfaces.
Each channel features Schmitt-trigger inputs (VT+ = 1.67 V typ, VT– = 1.23 V typ), 50 Ω nominal output impedance, and precise timing: 8.0 ns typical propagation delay, 0.5 ns channel-channel skew, and 2.0 ns propagation delay skew. Undervoltage lockout (UVLO+) activates at 2.24 V to prevent metastable operation during brownout conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 5.0 kVRMS reinforced insulation (VDE 0884-10 certified), enabling direct interface with 690 VAC industrial bus systems. |
| Data Rate | DC to 150 Mbps-supports high-speed SPI, RS-485 transceiver control, and real-time ADC sampling clock isolation. |
| Propagation Delay | 8.0 ns typical-ensures sub-10 ns timing budgets for gate driver feedback loops in SiC/GaN inverters. |
| Supply Voltage | 2.5–5.5 V per side-allows interoperability with 3.3 V microcontrollers and 5 V analog front-ends without level shifters. |
| Fail-Safe Output | Default-low state during VDD1 loss-prevents unintended activation of downstream power stages in fault conditions. |
| Common-Mode Immunity | 60 kV/µs CMTI (typ)-maintains signal integrity in high-dV/dt environments like motor phase-leg switching nodes. |
| Operating Temperature | –40 to 125 °C ambient-validated for under-hood automotive applications including on-board chargers and traction inverters. |
Pinout & Package
SI8642BD-ASR uses a 16-pin wide-body SOIC package (WB SOIC-16, -IS suffix), offering 8 mm creepage distance and reinforced insulation compliance per VDE 0884-10. The package is RoHS-compliant with 260 °C peak reflow profile.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Input-side power supply | Supplies logic and transmitter circuitry for channels A1–A4; must be bypassed with 0.1 µF capacitor near pin. |
| GND1 | Input-side ground reference | Return path for VDD1; requires separate PCB plane from GND2 to maintain isolation barrier integrity. |
| A1–A4 | Input data terminals | Accept CMOS-level signals (VIH ≥ 2.0 V); Schmitt-trigger inputs provide 440 mV hysteresis for noise rejection. |
| EN1 | Enable for A3/A4 outputs | Drives A3/A4 into high-impedance when low; internally pulled up to VDD2-tie to GND or logic level in noisy environments. |
| VDD2 | Output-side power supply | Supplies receiver and output driver circuitry for B1–B4; independent bias enables level translation between domains. |
| GND2 | Output-side ground reference | Return path for VDD2; galvanically isolated from GND1; defines safety barrier between primary and secondary sides. |
| B1–B4 | Output data terminals | Drive 50 Ω loads with VOH ≥ 4.8 V (at –4 mA) and VOL ≤ 0.4 V (at 4 mA); support controlled-impedance trace routing. |
| EN2 | Enable for B1/B2 outputs | Drives B1/B2 into high-impedance when low; complements EN1 to enable selective channel gating in bidirectional protocols. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates LED aging and temperature drift issues of optocouplers; ensures stable 60-year lifetime at rated working voltage. |
| Tri-state output control per side | EN1 and EN2 allow independent disabling of A3/A4 and B1/B2 groups-enabling time-multiplexed bus sharing without external logic. |
| Selectable fail-safe default | Low-default output (ordering option "BD") forces safe deactivation of downstream FETs or IGBTs during primary-side power loss. |
| Ultra-low power at 100 Mbps | 11 mA per side at 5 V/100 Mbps-reduces thermal load in densely packed BMS modules and compact inverters. |
| AEC-Q100 Grade 1 qualification | Validated for automotive use from –40 to 125 °C with zero-defect manufacturing flow and AIAG-compliant PPAP documentation. |
Applications
| Motor Control Gate Driver Interface | Isolated Battery Management System |
|---|---|
|
Use Scenario: Isolating PWM signals and fault feedback between MCU and high-voltage half-bridge gate drivers in EV traction inverters. IC Role / Device Role / Timing Role: Quad-channel isolator with 2 inputs (A1/A2) for PWM, 2 outputs (B1/B2) for DESAT/FLT, and independent EN2 control for dynamic fault response. Use Value: 8 ns propagation delay and 60 kV/µs CMTI ensure accurate timing alignment and immunity to 10 kV/µs switching transients in 800 V SiC systems. |
Use Scenario: Transmitting cell voltage and temperature data from high-side monitoring ICs to isolated MCU in multi-cell EV battery packs. IC Role / Device Role / Timing Role: Bidirectional isolation with A3/A4 receiving ADC serial data and B1/B2 sending configuration commands, using EN1/EN2 for protocol handshaking. Use Value: 5.0 kVRMS reinforced rating meets IEC 62368-1 requirements for functional insulation between >1000 V battery stacks and SELV control domain. |
| Industrial Isolated ADC/DAC Interface | On-Board Charger Communication Link |
|
Use Scenario: Isolating SPI bus between precision ADC (e.g., ADS131M04) and host processor in isolated switch-mode power supplies. IC Role / Device Role / Timing Role: Four independent channels carry SCLK, MOSI, MISO, and CS signals with matched propagation delay (<2.5 ns skew) to preserve SPI timing margins. Use Value: 150 Mbps capability supports oversampled 24-bit ADCs at 1 MSPS while maintaining setup/hold timing at 3.3 V logic levels. |
Use Scenario: Isolating CAN FD communication between OBC controller and vehicle ECU in 400/800 V charging systems. IC Role / Device Role / Timing Role: Two channels isolate CAN_H/CAN_L differential pair signals; remaining two reserved for auxiliary status reporting or firmware update handshake. Use Value: AEC-Q100 qualification and –40 to 125 °C operation ensure reliability across repeated thermal cycling in under-hood OBC enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-channel digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI8642BB-ASR | 2.5 kVRMS isolation rating (vs. 5.0 kVRMS), same pinout and electrical specs otherwise. | Suitable for lower-voltage industrial automation where 2.5 kVRMS meets IEC 61800-5-1 but insufficient for 690 VAC motor drives or EV battery isolation. | Select SI8642BB-ASR only if system-level safety certification does not require reinforced 5 kVRMS; reduces cost without sacrificing speed or temperature range. |
| ADUM2402BRWZ | 2.5 kVRMS, 1 Mbps–25 Mbps data rate, 30 ns propagation delay, non-automotive qualified. | Limited to legacy industrial PLCs and medical devices requiring basic isolation; lacks AEC-Q100 and failsafe mode for automotive use. | Choose ADUM2402BRWZ only for cost-sensitive, non-automotive designs with <25 Mbps bandwidth needs and no requirement for fail-safe default or 125 °C operation. |
Compared with SI8642BB-ASR, SI8642BD-ASR provides double the isolation voltage for high-reliability EV and industrial applications, while ADUM2402BRWZ offers lower performance and no automotive qualification-making SI8642BD-ASR the sole choice for AEC-Q100-compliant 5 kVRMS systems demanding 150 Mbps throughput and fail-safe behavior.
Availability
SI8642BD-ASR is available at Aetrix Electronics and suitable for motor control gate driver interfaces, isolated battery management systems, and on-board charger communication links requiring stable component supply across automotive and industrial production programs.
Supply support for SI8642BD-ASR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for wireless, automotive, and industrial markets.
The SI864x family was engineered to replace optocouplers in high-reliability, high-speed isolation applications-delivering superior data rate, timing precision, and lifetime stability for electric vehicle power electronics and industrial automation systems.
FAQ
What is the isolation voltage rating of SI8642BD-ASR and which safety standards does it meet?
The SI8642BD-ASR is rated for 5.0 kVRMS reinforced isolation and certified to UL 1577, CSA Component Notice 5A, VDE 0884-10 (reinforced), IEC 62368-1, and GB4943.1. Its wide-body SOIC package provides 8 mm creepage distance, making it suitable for functional and reinforced insulation in 690 VAC industrial systems and EV battery pack monitoring.
Does SI8642BD-ASR support fail-safe operation, and how is the default output state configured?
Yes, SI8642BD-ASR has a selectable fail-safe mode with default-low output state (indicated by "BD" in the part number). When VDD1 is unpowered but VDD2 remains active, outputs B1–B4 hold low-preventing unintended activation of downstream power switches. This behavior is factory-configured and cannot be changed in-circuit.
What are the enable pin functions on SI8642BD-ASR, and how do they map to channels?
SI8642BD-ASR has two enable pins: EN1 controls outputs A3 and A4, while EN2 controls outputs B1 and B2. When an enable pin is driven low, its associated outputs enter high-impedance state. Both pins are internally pulled up to VDD2, allowing them to be left floating-but tying to GND or logic level is recommended in noisy environments.
Is SI8642BD-ASR qualified for automotive applications, and what does the "-A" suffix indicate?
Yes, SI8642BD-ASR carries the "-A" suffix, confirming full AEC-Q100 Grade 1 qualification (–40 to 125 °C), automotive-specific manufacturing flow, AIAG-compliant PPAP documentation, and IMDS/CAMDS material declarations. The "-ASR" ending denotes tape-and-reel packaging for automated assembly.
What is the typical power consumption of SI8642BD-ASR at 100 Mbps and 5 V supply?
At 5 V supply and 100 Mbps data rate with 15 pF load, SI8642BD-ASR draws 11 mA per side (VDD1 and VDD2), totaling 22 mA. This ultra-low power enables dense integration in thermally constrained battery management modules and compact on-board chargers without additional heatsinking.
SI8642BD-ASR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si864x
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 2/2
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13ns, 13ns
- Pulse Width Distortion (Max):
- 4.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.375V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI8642BD-ASR FAQ
1.How can I place an order for SI8642BD-ASR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8642BD-ASR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8642BD-ASR reliable?
The price and inventory of SI8642BD-ASR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8642BD-ASR is usually 5 days.
3.What payment methods are accepted for SI8642BD-ASR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8642BD-ASR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8642BD-ASR?
SI8642BD-ASR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8642BD-ASR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8642BD-ASR?
For technical support, including SI8642BD-ASR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8642BD-ASR requirements.
6.How does Aetrix verify that SI8642BD-ASR is sourced from the original manufacturer or authorized distributors?
All SI8642BD-ASR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8642BD-ASR meets industry standards.
7.What is the process for return or replacement of SI8642BD-ASR?
All SI8642BD-ASR units undergo pre-shipment inspection (PSI). If there is an issue with SI8642BD-ASR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8642BD-ASR part is unused and in its original packaging.
Return procedure for SI8642BD-ASR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8642BD-ASR Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
