My Inquiry
My Account
Skyworks Solutions Inc. SI8652AB-AS1R
- Part No.:
- SI8652AB-AS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI8652AB-AS1R.pdf
- Description:
- AUTOMOTIVE 2.5 KV 3 FORWARD & 2
- Quantity:
- Payment:
- Shipping:
Inventory:1,306
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8652AB-AS1R from Skyworks is a five-channel, automotive-grade digital isolator with 3 input channels on VDD1 side and 2 output channels on VDD2 side, supporting up to 150 Mbps data rate, <10 ns propagation delay, and 2.5 kVRMS isolation rating in a narrow-body SOIC-16 package. It features Schmitt-trigger inputs, tri-state outputs with enable control, selectable fail-safe low-default output state, and operates across –40°C to +125°C for battery management systems and traction inverters.
For engineers reviewing the SI8652AB-AS1R datasheet, SI8652AB-AS1R pinout, SI8652AB-AS1R application, or SI8652AB-AS1R equivalent, this page delivers verified specifications including channel configuration (3:2), fail-safe mode (low), isolation rating (2.5 kVRMS), package (NB SOIC-16), and AEC-Q100 qualification - all confirmed from Skyworks' official Si8650/51/52/55 datasheet and ordering guide.
Technical Context
The SI8652AB-AS1R implements RF-based on/off keying across a semiconductor isolation barrier, eliminating startup initialization and enabling robust noise immunity without optical degradation. Its dual-enable architecture (EN1 on Side A, EN2 on Side B) independently controls the two output groups: EN1 enables A4/A5 (VDD1-side outputs), while EN2 enables B1/B2/B3 (VDD2-side outputs).
It supports dual supply operation (2.5–5.5 V per side), features undervoltage lockout (UVLO) on both sides with 70 mV hysteresis, and guarantees precise timing: 8 ns typical propagation delay, ≤2.5 ns channel-channel skew, and 5 ns minimum pulse width - all stable over temperature and lifetime.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channel Configuration | 3-input / 2-output bidirectional isolation (VDD1 side: A1–A3 inputs; VDD2 side: B1–B3 outputs; A4/A5 are outputs driven by EN1) |
| Max Data Rate | 150 Mbps - supports high-speed serial interfaces like SPI, RS-485 transceiver control, and isolated ADC/DAC sampling clocks |
| Propagation Delay | 5–13 ns (max) - ensures sub-10 ns timing criticality for real-time motor control loop feedback paths |
| Isolation Rating | 2.5 kVRMS - certified to UL 1577, VDE 0884-10, CSA 5A, and IEC 62368-1 for reinforced insulation in industrial and automotive systems |
| Supply Voltage Range | 2.375–5.5 V per side - enables interoperability with 3.3 V microcontrollers and 5 V analog subsystems without level shifters |
| Fail-Safe Default | Low output state during VDD1 unpowered condition - prevents unintended activation of downstream MOSFET gates or relay drivers |
| AEC-Q100 Grade | Qualified to Grade 0 (–40°C to +125°C ambient) - validated for on-board chargers, battery management, and traction inverter control units |
Pinout & Package
SI8652AB-AS1R is housed in a RoHS-compliant narrow-body SOIC-16 package (5.3 mm width, 10.3 mm length, 1.75 mm height) with creepage/clearance ≥8.0 mm, rated for 2.5 kVRMS working voltage and compatible with JEDEC J-STD-020 reflow profiles (peak 260°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Input-side power supply | Supplies power to input-side logic and transmitter; must be bypassed with 0.1 µF capacitor to GND1 |
| GND1 | Input-side ground reference | Return path for VDD1; requires separate PCB plane from GND2 to maintain isolation barrier integrity |
| A1–A3 | Digital input channels (Side A) | Accept 2.0–5.5 V logic signals; Schmitt-trigger inputs provide >400 mV hysteresis for noise rejection in noisy motor drive environments |
| EN1 | Enable control for A4/A5 outputs | Active-high signal on VDD1 side; when low, forces A4/A5 into high-impedance state - used for multiplexing or safe shutdown |
| A4, A5 | Output channels driven from VDD1 side | Driven by internal transmitter; output state follows A1–A3 only when EN1 = high; default low during VDD1 loss |
| VDD2 | Output-side power supply | Supplies power to receiver logic and output drivers; independent of VDD1 - enables galvanic separation of domains |
| GND2 | Output-side ground reference | Return path for VDD2; electrically isolated from GND1; defines reference for B1–B3 outputs |
| B1–B3 | Digital output channels (Side B) | Isolated replicas of A1–A3; driven by RF receiver; output impedance ≈50 Ω - matched to controlled-impedance PCB traces |
| EN2 | Enable control for B1–B3 outputs | Active-high signal on VDD2 side; when low, places B1–B3 in high-impedance - allows dynamic channel gating in safety-critical states |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates LED aging and CTR drift; provides stable timing and power consumption over 60-year lifetime at rated voltage |
| Tri-state outputs with dual enable pins | EN1 and EN2 allow independent, hardware-controlled disabling of isolated channel groups - essential for functional safety diagnostics |
| Selectable fail-safe output state | Low-default behavior (per SI8652AB-AS1R ordering code) ensures de-energized state of connected power stages during input-side power loss |
| High CMTI immunity | 50 kV/µs common-mode transient immunity - maintains signal integrity in high-dV/dt environments like IGBT gate driving and inverter switching |
| Ultra-low power at 100 Mbps | 11.7–15.2 mA total supply current (VDD1+VDD2) at 100 Mbps - reduces thermal load in densely packed automotive ECUs |
Applications
| Battery Management System (BMS) | Traction Inverter Control |
|---|---|
|
Use Scenario: Isolating cell voltage monitoring ADCs and pack contactor control signals between high-voltage battery stack and low-voltage MCU domain. IC Role / Device Role / Timing Role: SI8652AB-AS1R provides 3-channel analog front-end isolation (A1–A3 → B1–B3) and 2-channel contactor driver isolation (A4/A5), with EN2 enabling safe shutdown of inverter gate drivers. Use Value: 2.5 kVRMS isolation and AEC-Q100 Grade 0 rating ensure reliability in 400–800 V battery systems; 8 ns propagation delay preserves sampling synchronization across 100+ cell monitors. |
Use Scenario: Transmitting PWM dead-time control and fault feedback between MCU and isolated gate driver ICs in EV traction inverters. IC Role / Device Role / Timing Role: SI8652AB-AS1R routes three PWM enable signals (A1–A3) to gate drivers (B1–B3) and feeds back desaturation faults (B1–B3 → A4/A5) with hardware-enforced fail-safe low state. Use Value: 150 Mbps capability supports multi-MHz PWM edge transmission; 5 ns minimum pulse width prevents distortion of <100 ns dead-time windows; CMTI >50 kV/µs rejects inverter switching noise. |
| On-Board Charger (OBC) | Industrial PLC Digital I/O Module |
|
Use Scenario: Isolating AC rectifier control logic and DC-link voltage sensing in bi-directional OBCs operating up to 10 kW. IC Role / Device Role / Timing Role: SI8652AB-AS1R isolates three-phase rectifier firing signals (A1–A3) and returns isolated status flags (B1–B3), while A4/A5 carry isolated enable/disable commands to secondary-side controllers. Use Value: Dual enable (EN1/EN2) allows coordinated shutdown of primary and secondary control domains during overvoltage events; –40°C to +125°C operation covers under-hood thermal range. |
Use Scenario: Providing isolated digital input conditioning and output drive for 24 VDC field I/O in industrial automation cabinets. IC Role / Device Role / Timing Role: SI8652AB-AS1R accepts three 24 V sensor inputs (A1–A3 via external resistive divider), drives three 24 V solenoid outputs (B1–B3), and uses A4/A5 for master enable and fault latching. Use Value: Schmitt-trigger inputs tolerate ±10% supply variation and EMI; 2.5 kVRMS isolation meets IEC 61000-4-5 surge requirements; NB SOIC-16 footprint fits high-density DIN-rail modules. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI8652BB-AS1R | Same 3:2 channel count, package, and isolation rating, but default output state is high (not low) | Requires redesign of downstream pull-down networks if fail-safe low is mandatory for safety-critical actuation | Select SI8652BB-AS1R only when system-level fault response requires default high assertion (e.g., active-high enable lines) |
| ADUM141E0BRZ | Four-channel, 2.5 kVRMS, 150 Mbps isolator in SOIC-16; no dual-enable architecture; fixed fail-safe state not configurable | Lacks independent EN1/EN2 control; cannot replicate SI8652AB-AS1R's asymmetric 3-input/2-output + 2-output structure | Use ADUM141E0BRZ only in 4-channel unidirectional applications where enable flexibility and fail-safe configurability are not required |
Compared with SI8652AB-AS1R, SI8652BB-AS1R offers identical performance but inverted fail-safe behavior, requiring circuit-level validation for safety compliance; ADUM141E0BRZ provides comparable speed and isolation but lacks the dual-enable control and exact 3:2+2 channel topology needed for BMS and traction inverter signal routing.
Availability
SI8652AB-AS1R is available at Aetrix Electronics and suitable for battery management systems, traction inverters, on-board chargers, and industrial PLC I/O modules requiring stable component supply, automotive-grade reliability, and long-term lifecycle support.
Supply support for SI8652AB-AS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and isolation technologies for wireless, automotive, and industrial markets.
The SI865x family was designed specifically for high-reliability, high-speed digital isolation in automotive and industrial systems - delivering RF-based robustness, AEC-Q100 qualification, and fail-safe configurability absent in legacy optocouplers and capacitive isolators.
FAQ
What is the channel configuration of SI8652AB-AS1R?
The SI8652AB-AS1R has a 3-input / 2-output configuration on the VDD2 side (B1–B3 outputs replicating A1–A3 inputs), plus two additional outputs (A4 and A5) driven from the VDD1 side. This asymmetric 3:2+2 topology is explicitly defined in Skyworks' Ordering Guide Table 1.1 and supports dedicated control and feedback routing in systems like battery management units. SI8652AB-AS1R implements this layout in a narrow-body SOIC-16 package with pin-compatible placement to other Si8652 variants.
Does SI8652AB-AS1R support fail-safe operation, and what is its default state?
Yes, SI8652AB-AS1R supports selectable fail-safe operation, and its ordering code "AB" specifies a default low output state when VDD1 is unpowered - confirmed in Table 1.1 of the datasheet. During input-side power loss, B1–B3 and A4/A5 transition to logic low within 1 μs after VDDO powers up, preventing unintended activation of connected power stages. This behavior is hard-coded by internal pull-down networks and does not require external components.
What isolation certifications apply to SI8652AB-AS1R?
SI8652AB-AS1R is certified to UL 1577 (2.5 kVRMS for 1 minute), VDE 0884-10 (reinforced insulation), CSA Component Notice 5A, and IEC 62368-1. These approvals are explicitly listed in the Safety Regulatory Approvals section and verified for the NB SOIC-16 package variant. The 2.5 kVRMS rating corresponds to a working voltage of 425 V RMS per IEC 60664-1, making SI8652AB-AS1R suitable for functional isolation in 400 V battery systems and industrial 240/480 VAC applications.
How does the enable functionality work on SI8652AB-AS1R?
SI8652AB-AS1R features two independent enable inputs: EN1 (on VDD1 side) controls outputs A4 and A5, while EN2 (on VDD2 side) controls outputs B1–B3. When EN1 = low, A4/A5 enter high-impedance; when EN2 = low, B1–B3 enter high-impedance - both transitions occur within 12 ns. This dual-enable architecture allows hardware-level, domain-specific shutdown without software intervention, a key requirement for ASIL-B/C diagnostic coverage in automotive safety architectures using SI8652AB-AS1R.
Is SI8652AB-AS1R qualified for automotive applications?
Yes, SI8652AB-AS1R is an automotive-grade part, indicated by the "-A" suffix in its ordering code and confirmed in the datasheet's Automotive Grade section and Table 1.1. It is fully AEC-Q100 qualified (Grade 0, –40°C to +125°C), manufactured using automotive-specific process flows, and supported with AIAG-compliant PPAP documentation, IMDS, and CAMDS listings - meeting requirements for on-board chargers, battery management systems, and traction inverters in BEV/HEV platforms.
SI8652AB-AS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- No
- Number of Channels:
- 5
- Inputs - Side 1/Side 2:
- 3/2
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13ns, 13ns
- Pulse Width Distortion (Max):
- 4.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.375V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI8652AB-AS1R FAQ
1.How can I place an order for SI8652AB-AS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8652AB-AS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8652AB-AS1R reliable?
The price and inventory of SI8652AB-AS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8652AB-AS1R is usually 5 days.
3.What payment methods are accepted for SI8652AB-AS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8652AB-AS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8652AB-AS1R?
SI8652AB-AS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8652AB-AS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8652AB-AS1R?
For technical support, including SI8652AB-AS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8652AB-AS1R requirements.
6.How does Aetrix verify that SI8652AB-AS1R is sourced from the original manufacturer or authorized distributors?
All SI8652AB-AS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8652AB-AS1R meets industry standards.
7.What is the process for return or replacement of SI8652AB-AS1R?
All SI8652AB-AS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI8652AB-AS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8652AB-AS1R part is unused and in its original packaging.
Return procedure for SI8652AB-AS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8652AB-AS1R Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
