Skyworks Solutions Inc. SI8652EB-AU
- Part No.:
- SI8652EB-AU
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SI8652EB-AU.pdf
- Description:
- AUTOMOTIVE 2.5 KV 3 FORWARD & 2
- Quantity:
- Payment:

- Shipping:

Inventory:2,330
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8652EB-AU from Skyworks is a five-channel, ultra-low-power digital isolator with 3 input channels on VDD1 side and 2 output channels on VDD2 side, rated for 2.5 kVRMS isolation and operating across –40 to +125 °C. It supports DC–150 Mbps data rates, achieves <10 ns propagation delay, and features Schmitt-trigger inputs, tri-state outputs with enable control, and selectable high-default fail-safe mode.
For engineers reviewing the SI8652EB-AU datasheet, SI8652EB-AU pinout, SI8652EB-AU application, or SI8652EB-AU equivalent, key selection criteria include channel directionality (3:2), fail-safe default-high behavior, QSOP-16 package footprint, and compliance with UL, VDE, CSA, and CQC safety standards for reinforced insulation systems.
Technical Context
The SI8652EB-AU implements RF-based on/off keying across a semiconductor isolation barrier-eliminating startup initialization and enabling robust noise immunity without optical degradation. Its dual enable inputs (EN1 on VDD1 side, EN2 on VDD2 side) independently control A4/A5 and B1/B2/B3 outputs, supporting multiplexing or synchronized shutdown.
Each channel delivers precise timing: ≤8 ns typical propagation delay, ≤0.5 ns channel-to-channel skew, and ≤2 ns propagation delay skew. Input thresholds (VT+ = 1.67 V typ, VT– = 1.23 V typ) with 0.44 V hysteresis ensure high noise immunity in industrial motor drives and battery management systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels & Direction | 3-input / 2-output configuration (VDD1→VDD2), enabling asymmetric signal routing in isolated gate drivers or ADC interfaces. |
| Isolation Rating | 2.5 kVRMS per UL/VDE/CSA/CQC, validated for reinforced insulation in medical and industrial equipment up to 300 VRMS working voltage. |
| Max Data Rate | 150 Mbps-supports high-speed SPI, RS-485 transceiver control, and real-time motor position feedback without protocol overhead. |
| Propagation Delay | 8 ns typical (max 13 ns)-enables tight-timing loops in digital power controllers and servo amplifiers. |
| Supply Voltage | 2.5–5.5 V on both sides-allows interoperability with 3.3 V microcontrollers and 5 V analog front-ends without level shifters. |
| Fail-Safe Default | High-output state during VDD1 loss-ensures safe deactivation of downstream MOSFET gates or relay drivers in power-loss scenarios. |
| Power @ 100 Mbps | 11.7–15.2 mA per supply (VDD1/VDD2) at 5 V-reduces thermal load in compact inverters versus optocoupler-based alternatives. |
Pinout & Package
SI8652EB-AU uses a RoHS-compliant QSOP-16 narrow-body package (5.3 mm × 10.2 mm, 1.0 mm height) with 0.635 mm lead pitch and JEDEC-standard land pattern.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Input-side power supply | Supplies 2.5–5.5 V to transmitter circuitry and EN1 logic; requires local 0.1 µF bypass capacitor. |
| GND1 | Input-side ground reference | Return path for VDD1; must be separated from GND2 by ≥8 mm creepage for 2.5 kVRMS compliance. |
| A1–A3 | Input data channels | Accept 0–5.5 V logic signals; Schmitt-trigger inputs reject <1.23 V low and >1.67 V high noise spikes. |
| EN1 | Input-side enable control | Active-high control for A4/A5 outputs; internal 2 µA pull-up allows floating if unused in low-noise environments. |
| VDD2 | Output-side power supply | Supplies 2.5–5.5 V to receiver and output drivers; independent of VDD1 for true galvanic isolation. |
| GND2 | Output-side ground reference | Return path for VDD2; forms isolation barrier with GND1-critical for EMI suppression in motor control PCBs. |
| B1–B3 | Output data channels | Drive 50 Ω transmission lines directly; VOH ≥4.6 V @ –4 mA ensures TTL/CMOS compatibility at 5 V. |
| EN2 | Output-side enable control | Active-high control for B1–B3 outputs; enables synchronized disable of isolated feedback paths in power converters. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates LED aging and temperature drift-guarantees 60-year life at rated voltage without performance degradation. |
| Selectable fail-safe mode | Factory-configured high-default output ensures gate drivers turn OFF safely during primary-side power failure. |
| Tri-state outputs with dual EN pins | EN1 and EN2 allow independent control of input- and output-side channels-enabling dynamic power gating in multi-rail systems. |
| High CMTI immunity | 50 kV/µs common-mode transient immunity prevents false triggering in 600 V IGBT half-bridges with fast dV/dt switching. |
| Wide temperature operation | Specified from –40 to +125 °C ambient-validates use in under-hood automotive BMS and industrial PLC modules without derating. |
Applications
| Motor Control Systems | Isolated ADC Interfaces |
|---|---|
Use Scenario: Isolating PWM gate-drive signals and current-sense feedback in 3-phase inverter stacks for EV traction motors. IC Role / Device Role / Timing Role: SI8652EB-AU transmits high-speed PWM commands (A1–A3) while returning isolated analog monitor data (B1–B3) with <8 ns timing skew. Use Value: Enables synchronous switching of IGBTs with <2 ns channel skew-reducing torque ripple and EMI in 20 kHz switching applications. | Use Scenario: Connecting isolated sigma-delta ADCs (e.g., AD7403) to MCU SPI interfaces in industrial power analyzers. IC Role / Device Role / Timing Role: SI8652EB-AU carries 16-bit serial data streams (B1–B3) and clock synchronization (A1–A3) across isolation barrier with 150 Mbps capability. Use Value: Maintains 16-bit effective resolution by limiting jitter to 350 ps peak-preserving SNR in 1 MSps sampling systems. |
| Battery Management Systems | Industrial PLC I/O Modules |
Use Scenario: Isolating cell-voltage monitoring and pack-status signals between high-voltage battery stacks (up to 800 V) and low-voltage controller boards. IC Role / Device Role / Timing Role: SI8652EB-AU routes 3 analog monitoring channels (A1–A3) and 2 status flags (B1–B2) with fail-safe high defaults during cell overvoltage events. Use Value: Prevents false disconnect commands during transient faults-ensuring BMS maintains safe shutdown sequence even during VDD1 brownout. | Use Scenario: Providing isolated digital input conditioning and output driving for 24 V DC field sensors and actuators in factory automation cabinets. IC Role / Device Role / Timing Role: SI8652EB-AU accepts 24 V sensor inputs (via external resistor divider to A1–A3) and drives 24 V loads (B1–B3) through external MOSFETs. Use Value: Schmitt-trigger inputs reject 2 kV ESD pulses per IEC 61000-4-2-reducing need for external TVS diodes in harsh factory environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM141DARZ | Four-channel, 3.3 V only, 100 Mbps max, no selectable fail-safe default | Lacks 5th channel and 2.5 kVRMS rating-requires two devices for SI8652EB-AU's 3:2 channel count and isolation level | Choose when system uses only 3.3 V supplies and needs lower cost for non-automotive designs. |
| ISO6742QDWR | Four-channel, 5000 VRMS, 50 Mbps max, fixed low-fail-safe default | Higher isolation but lower speed and no high-default option-unsuitable for 150 Mbps SPI or fail-safe gate drive | Choose only for legacy 50 Mbps systems requiring 5 kVRMS in medical imaging equipment. |
Compared with ADUM141DARZ and ISO6742QDWR, SI8652EB-AU uniquely combines 150 Mbps speed, 3:2 channel asymmetry, 2.5 kVRMS QSOP-16 packaging, and factory-programmed high-fail-safe behavior-making it optimal for next-generation EV inverters and high-density PLC modules where timing precision and safe power-loss response are critical.
Availability
SI8652EB-AU is available at Aetrix Electronics and suitable for industrial automation systems, battery management systems, and motor control applications requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant automotive qualification.
Supply support for SI8652EB-AU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si865x family was designed specifically for high-reliability industrial and automotive isolation-delivering ultra-low power, precise timing, and safety-certified reinforcement in compact surface-mount packages.
FAQ
What is the isolation rating and safety certification status of SI8652EB-AU?
SI8652EB-AU is certified for 2.5 kVRMS isolation per UL 1577, CSA Component Acceptance Notice 5A, VDE 0884-10, and CQC GB4943.1. It meets reinforced insulation requirements under IEC 60950-1 and IEC 62368-1, enabling use in medical and industrial equipment with up to 300 VRMS working voltage.
Does SI8652EB-AU require external components for basic operation?
Yes-SI8652EB-AU requires a 0.1 µF ceramic bypass capacitor between VDD1 and GND1, and another between VDD2 and GND2, placed within 3 mm of the respective pins. No external pull-ups or level shifters are needed due to integrated Schmitt triggers and 2.5–5.5 V supply flexibility.
How does the fail-safe default-high feature of SI8652EB-AU behave during power loss?
When VDD1 is unpowered (0 V) and VDD2 remains active, SI8652EB-AU drives all outputs (B1–B3) to logic high-ensuring connected MOSFET gate drivers remain OFF and preventing unintended power stage activation. This behavior is factory-set and cannot be changed in-circuit.
Can SI8652EB-AU support bidirectional communication across the isolation barrier?
No-SI8652EB-AU has fixed unidirectional channel mapping: A1–A3 are inputs only (VDD1 side), B1–B3 are outputs only (VDD2 side). For bidirectional protocols like I²C, a separate isolator pair or a dedicated bidirectional device such as SI866x is required.
What is the maximum achievable data rate for each channel of SI8652EB-AU?
Each channel of SI8652EB-AU supports up to 150 Mbps DC-coupled data transmission-verified across –40 to +125 °C with 15 pF capacitive load. This enables full-speed operation of SPI Mode 3 interfaces, isolated CAN FD transceivers, and high-resolution encoder feedback links.
SI8652EB-AU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- No
- Number of Channels:
- 5
- Inputs - Side 1/Side 2:
- 3/2
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13ns, 13ns
- Pulse Width Distortion (Max):
- 4.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.375V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
SI8652EB-AU FAQ
1.How can I place an order for SI8652EB-AU through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8652EB-AU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8652EB-AU reliable?
The price and inventory of SI8652EB-AU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8652EB-AU is usually 5 days.
3.What payment methods are accepted for SI8652EB-AU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8652EB-AU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8652EB-AU?
SI8652EB-AU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8652EB-AU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8652EB-AU?
For technical support, including SI8652EB-AU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8652EB-AU requirements.
6.How does Aetrix verify that SI8652EB-AU is sourced from the original manufacturer or authorized distributors?
All SI8652EB-AU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8652EB-AU meets industry standards.
7.What is the process for return or replacement of SI8652EB-AU?
All SI8652EB-AU units undergo pre-shipment inspection (PSI). If there is an issue with SI8652EB-AU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8652EB-AU part is unused and in its original packaging.
Return procedure for SI8652EB-AU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8652EB-AU Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
