My Inquiry
My Account
Skyworks Solutions Inc. SI8652EB-AUR
- Part No.:
- SI8652EB-AUR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SI8652EB-AUR.pdf
- Description:
- AUTOMOTIVE 2.5 KV 3 FORWARD & 2
- Quantity:
- Payment:
- Shipping:
Inventory:1,985
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8652EB-AUR from Skyworks is a five-channel, ultra-low-power digital isolator with 3 input channels on VDD1 side and 2 output channels on VDD2 side, supporting up to 150 Mbps data rate, <10 ns propagation delay, and 2.5 kVRMS isolation rating in a RoHS-compliant SOIC-16 wide-body package. It serves as a high-noise-immunity signal barrier in isolated power supplies and motor control interfaces.
For engineers reviewing the SI8652EB-AUR datasheet, SI8652EB-AUR pinout, SI8652EB-AUR application, or SI8652EB-AUR equivalent, this page delivers verified electrical specs, fail-safe mode behavior, tri-state enable control logic, and automotive-grade AEC-Q100 qualification details essential for safety-critical industrial and EV system design.
Technical Context
The SI8652EB-AUR implements RF-based on/off keying across a semiconductor isolation barrier-eliminating startup initialization and enabling robust noise immunity without optical degradation. Its dual-enable architecture (EN1 on VDD1 side, EN2 on VDD2 side) independently controls A4/A5 and B1/B2/B3 outputs into high-impedance states.
It features Schmitt-trigger inputs (VT+ = 1.67 V typ, VT– = 1.23 V typ), 50 Ω nominal output impedance, and failsafe default-high output state (ordered via "E" suffix). Operating supply range is 2.375–5.5 V per side, with UVLO thresholds at 2.24 V (rising) and 2.16 V (falling).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels & Direction | 3-input / 2-output asymmetric configuration: inputs A1–A3 on VDD1 side, outputs B1–B3 on VDD2 side. |
| Max Data Rate | 150 Mbps - supports high-speed serial links including isolated SPI clock/data paths. |
| Propagation Delay | 8.0 ns typical - enables tight timing budgets in real-time motor control feedback loops. |
| Isolation Rating | 2.5 kVRMS - certified to UL 1577, CSA 5A, VDE 0884-10, and IEC 62368-1 for reinforced insulation. |
| Supply Voltage Range | 2.375–5.5 V per side - interoperable with 3.3 V and 5 V logic domains without level shifters. |
| Fail-Safe Default | High - outputs B1–B3 drive high during VDD1 loss while VDD2 remains powered. |
| Common-Mode Transient Immunity | 50 kV/µs - maintains signal integrity in high-dV/dt environments like IGBT gate drivers. |
Pinout & Package
SI8652EB-AUR is housed in a 16-pin wide-body SOIC (WB SOIC-16) package with 8.3 mm creepage/clearance, rated for 5 kVRMS reinforced insulation. Pin assignments are validated per Skyworks datasheet Section 5.1 and Figure 5.1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Input-side power supply | Supplies power to input-side circuitry and EN1; must be bypassed with 0.1 µF capacitor to GND1. |
| GND1 | Input-side ground reference | Return path for VDD1; requires low-inductance connection to minimize noise coupling into isolation barrier. |
| A1–A3 | Digital input signals | 3-channel CMOS inputs with Schmitt-trigger thresholds; accept 2.0–5.5 V logic levels regardless of VDD1. |
| EN1 | Enable control for A4/A5 outputs | Active-high enable on VDD1 side; drives A4/A5 into high-Z when low (per Table 3.2). |
| VDD2 | Output-side power supply | Supplies power to output drivers and EN2; bypassed separately with 0.1 µF capacitor to GND2. |
| GND2 | Output-side ground reference | Isolated return for VDD2; forms safety barrier between primary and secondary circuits. |
| B1–B3 | Digital output signals | 3-channel CMOS outputs with 50 Ω impedance; default-high during VDD1 undervoltage (fail-safe mode). |
| EN2 | Enable control for B1–B3 outputs | Active-high enable on VDD2 side; places B1–B3 in high-Z when low (per Table 3.2). |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates LED aging and temperature drift; enables stable 150 Mbps operation across –40°C to +125°C. |
| Tri-state output control | Dual independent enable pins (EN1, EN2) allow selective channel shutdown without affecting other data paths. |
| Selectable fail-safe mode | "E" suffix denotes default-high output state-critical for safe deactivation of downstream power stages during fault. |
| Ultra-low power at 100 Mbps | 11.7 mA (VDD1) / 15.0 mA (VDD2) at 100 Mbps - reduces thermal load in densely packed inverters and chargers. |
| AEC-Q100 qualified | Automotive-grade variant (–A suffix) meets Grade 1 requirements (–40°C to +125°C) with zero-defect manufacturing flow. |
Applications
| Industrial Motor Control | Isolated Switch-Mode Power Supply |
|---|---|
|
Use Scenario: Gate driving for three-phase IGBTs in servo drives with real-time current feedback. IC Role / Device Role / Timing Role: Isolates PWM signals from MCU to gate driver while preserving <8 ns propagation delay for precise dead-time control. Use Value: Enables 150 Mbps update rates for position encoders and maintains CMTI >50 kV/µs against power-stage transients. |
Use Scenario: Secondary-side voltage/current sensing and primary-side controller communication in LLC resonant converters. IC Role / Device Role / Timing Role: Transfers analog-to-digital converter outputs across isolation barrier with sub-5 ns channel skew. Use Value: Supports fast-loop regulation with 5 ns minimum pulse width and 0.5 ns channel-channel skew for synchronized sampling. |
| Battery Management Systems (BMS) | On-Board Charger (OBC) Control |
|
Use Scenario: Cell monitoring IC communication to main controller in high-voltage EV battery packs. IC Role / Device Role / Timing Role: Provides reinforced 2.5 kVRMS isolation between 400–800 V battery domain and 12 V control domain. Use Value: Meets IEC 62368-1 and VDE 0884-10 for functional safety; default-high fail-safe prevents unintended cell disconnect. |
Use Scenario: Interfacing AC/DC PFC controller with DC/DC stage controller in bidirectional OBC topologies. IC Role / Device Role / Timing Role: Isolates digital control signals (enable, fault, sync) between galvanically separated power stages. Use Value: Tri-state EN2 allows dynamic reconfiguration of control paths during mode transitions (charge/discharge). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI8652BB-AUR | Same 3/2 channel count and WB SOIC-16 package, but default-low fail-safe output state. | Suitable where safety logic requires active-low enable or reset assertion during power loss. | Select SI8652BB-AUR if downstream logic interprets low state as safe default; verify EN1/EN2 timing compatibility. |
| ADUM141DBRZ | Four-channel isolator (4/0), 150 Mbps, 2.5 kVRMS, SOIC-16 narrow body; no dual-enable or selectable fail-safe. | Limited to unidirectional isolation; lacks independent enable control per channel group. | Choose ADUM141DBRZ only for simpler 4-signal isolation needs without tri-state or fail-safe requirements. |
Compared with SI8652EB-AUR, SI8652BB-AUR offers identical performance and packaging but inverted fail-safe behavior, while ADUM141DBRZ provides fewer channels and no configurable output default-making SI8652EB-AUR optimal for asymmetric, safety-critical 3-input/2-output systems requiring dynamic enable control.
Availability
SI8652EB-AUR is available at Aetrix Electronics and suitable for industrial motor control, battery management systems, and on-board charger designs requiring stable component supply, AEC-Q100 compliance, and reinforced 2.5 kVRMS isolation.
Supply support for SI8652EB-AUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si865x family was designed specifically for high-reliability industrial and automotive isolation applications-delivering ultra-low power, precise timing, and safety-certified reinforcement without optical compromises.
FAQ
What is the fail-safe behavior of SI8652EB-AUR during input-side power loss?
SI8652EB-AUR defaults to high output state on B1–B3 when VDD1 is unpowered but VDD2 remains active. This behavior is defined by the "E" in the part number and ensures downstream circuits (e.g., gate drivers) remain in a known safe state during faults. The device achieves this using internal pull-ups on output-side inputs/outputs, verified in Table 3.1 and Ordering Guide footnote 9.
Does SI8652EB-AUR support independent enable control for input and output channels?
Yes, SI8652EB-AUR provides two dedicated enable inputs: EN1 on the VDD1 side controls A4/A5 (though unused in SI8652), and EN2 on the VDD2 side controls B1–B3 outputs. When EN2 is low, B1–B3 enter high-impedance state-enabling dynamic bus sharing or power sequencing. This is documented in Table 3.2 and Section 3.4 of the datasheet.
What isolation certifications apply to SI8652EB-AUR?
SI8652EB-AUR holds UL 1577 (5000 VRMS for 1 minute), CSA Component Acceptance Notice 5A, VDE 0884-10, and CQC GB4943.1 certifications. It meets reinforced insulation requirements per IEC 62368-1 and IEC 60601-1, with 2.5 kVRMS working voltage rating validated per Table 4.6. These are listed under "Safety Regulatory Approvals" in the datasheet.
Can SI8652EB-AUR operate with mismatched supply voltages on VDD1 and VDD2?
Yes, SI8652EB-AUR supports independent 2.375–5.5 V operation on each side-enabling direct interfacing between 3.3 V microcontrollers (VDD1) and 5 V gate drivers (VDD2). Input thresholds are rail-independent (VIH = 2.0 V min), and output drive strength scales with local VDD, as specified in Tables 4.2 and 4.3.
How does the RF isolation architecture of SI8652EB-AUR improve reliability over optocouplers?
SI8652EB-AUR uses RF modulation across a silicon dioxide barrier instead of LEDs and photodiodes-eliminating wear-out mechanisms, temperature-dependent CTR degradation, and slow turn-on delays. This yields stable 150 Mbps performance over 60 years at rated voltage and –40°C to +125°C, as confirmed in the "Theory of Operation" section and lifetime modeling data.
SI8652EB-AUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- No
- Number of Channels:
- 5
- Inputs - Side 1/Side 2:
- 3/2
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13ns, 13ns
- Pulse Width Distortion (Max):
- 4.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.375V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
SI8652EB-AUR FAQ
1.How can I place an order for SI8652EB-AUR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8652EB-AUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8652EB-AUR reliable?
The price and inventory of SI8652EB-AUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8652EB-AUR is usually 5 days.
3.What payment methods are accepted for SI8652EB-AUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8652EB-AUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8652EB-AUR?
SI8652EB-AUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8652EB-AUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8652EB-AUR?
For technical support, including SI8652EB-AUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8652EB-AUR requirements.
6.How does Aetrix verify that SI8652EB-AUR is sourced from the original manufacturer or authorized distributors?
All SI8652EB-AUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8652EB-AUR meets industry standards.
7.What is the process for return or replacement of SI8652EB-AUR?
All SI8652EB-AUR units undergo pre-shipment inspection (PSI). If there is an issue with SI8652EB-AUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8652EB-AUR part is unused and in its original packaging.
Return procedure for SI8652EB-AUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8652EB-AUR Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
