Skyworks Solutions Inc. SI8655BD-ASR
- Part No.:
- SI8655BD-ASR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI8655BD-ASR.pdf
- Description:
- AUTOMOTIVE 5 KV 5-CHANNEL DIGITA
- Quantity:
- Payment:

- Shipping:

Inventory:1,996
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8655BD-ASR from Skyworks is a five-channel, unidirectional digital isolator with 5 kVRMS reinforced insulation, Schmitt-trigger inputs, and fail-safe low-default output state. It operates from 2.5–5.5 V on both sides, supports DC to 150 Mbps data rates, achieves <10 ns propagation delay, and targets high-reliability industrial and automotive isolation interfaces such as battery management systems and traction inverters.
For engineers reviewing the SI8655BD-ASR datasheet, SI8655BD-ASR pinout, SI8655BD-ASR application, or SI8655BD-ASR equivalent, this page delivers verified specifications, package mapping, functional context, and real-world use cases - all confirmed for the exact SI8655BD-ASR variant including its wide-body SOIC-16 packaging, automotive-grade qualification (AEC-Q100), and 5.0 kVRMS isolation rating.
Technical Context
The SI8655BD-ASR implements RF-based on-off keying across a semiconductor isolation barrier, eliminating startup initialization and enabling robust noise immunity without optical components. Its architecture provides five input-to-output channels (5:0 configuration), with no enable pins - outputs are always active and follow input states directly.
All five channels share identical timing performance: typical 8 ns propagation delay, ≤0.5 ns channel-to-channel skew, and ≤2 ns propagation delay skew. The device features integrated undervoltage lockout (UVLO) on both sides, Schmitt-trigger inputs (0.44 V hysteresis), and failsafe operation where outputs default to logic low during input-side power loss.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | 5 unidirectional channels (VDD1→VDD2 only); no reverse-direction signals supported. |
| Max Data Rate | 150 Mbps - enables high-speed serial links like SPI clock/data lines in motor control gate drivers. |
| Isolation Rating | 5.0 kVRMS reinforced insulation - certified per UL, VDE, CSA, CQC; suitable for 1000 VAC working voltage systems. |
| Propagation Delay | 5–13 ns (max) - ensures sub-10 ns timing consistency critical for synchronous sampling in isolated ADC interfaces. |
| Supply Voltage | 2.5–5.5 V on both sides - allows interoperability with 3.3 V microcontrollers and 5 V analog front-ends without level shifters. |
| Power @ 100 Mbps | 4.1–28.7 mA per side (typical 22.1/28.7 mA at 5 V) - ultra-low dynamic power vs. optocouplers at high data rates. |
| CMTI | ≥50 kV/µs - prevents data corruption in noisy environments like inverters and industrial motor drives. |
Pinout & Package
SI8655BD-ASR uses a 16-pin wide-body SOIC package (WB SOIC-16) with 7.5 mm creepage/clearance, supporting reinforced insulation up to 5 kVRMS. Pin spacing meets IEC 60664-1 requirements for functional and safety isolation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Input-side supply | Power for channel inputs A1–A5 and internal transmitter circuitry; bypass with 0.1 µF capacitor. |
| GND1 | Input-side ground | Reference for input signals and VDD1; must be separated from GND2 by isolation barrier. |
| A1–A5 | Digital inputs | 5 Schmitt-triggered CMOS inputs accepting 2.5–5.5 V logic; no enable control required. |
| VDD2 | Output-side supply | Power for output drivers B1–B5; independent of VDD1; enables galvanic isolation between domains. |
| GND2 | Output-side ground | Reference for outputs B1–B5; physically isolated from GND1; defines secondary-side return path. |
| B1–B5 | Digital outputs | 5 CMOS outputs with 50 Ω nominal impedance; default low during VDD1 power loss (fail-safe). |
Key Features
| Feature | Design Value |
|---|---|
| No start-up initialization | Outputs become valid within 40 µs of VDD application - eliminates boot-time handshake delays in real-time control loops. |
| Selectable fail-safe mode | SI8655BD-ASR ordered with "BD" suffix guarantees low-default output state during input-side power loss - critical for safe shutdown in BMS. |
| Ultra-low power at high speed | 22.1 mA (VDD1) + 28.7 mA (VDD2) at 100 Mbps / 5 V - reduces thermal load in dense PCB layouts versus legacy isolators. |
| High CMTI immunity | ≥50 kV/µs common-mode transient rejection - maintains signal integrity in 1000 V bus switching transients (e.g., SiC inverter gates). |
| AEC-Q100 qualified | Automotive-grade qualification (Grade 0: –40°C to +125°C) with PPAP support - validated for traction inverter and OBC applications. |
Applications
| Battery Management System (BMS) | Traction Inverter Control |
|---|---|
|
Use Scenario: Isolating cell voltage monitoring ADC signals and pack-level communication from high-voltage battery stacks (up to 1000 VDC). IC Role / Device Role / Timing Role: Five-channel unidirectional isolator transmitting analog front-end digitized data and status flags across isolation barrier. Use Value: 5 kVRMS reinforced insulation and ≥50 kV/µs CMTI prevent measurement corruption during fast-switching events in multi-cell packs. |
Use Scenario: Transmitting PWM gate drive signals from MCU to high-side IGBT/SiC modules in EV traction inverters. IC Role / Device Role / Timing Role: High-speed, low-skew isolator delivering synchronized gate commands with <2 ns inter-channel skew. Use Value: Sub-10 ns propagation delay and 150 Mbps capability support >20 kHz switching frequencies with precise dead-time control. |
| Industrial PLC I/O Module | On-Board Charger (OBC) |
|
Use Scenario: Isolating digital input/output signals between field-side sensors/actuators and controller-side logic in harsh factory environments. IC Role / Device Role / Timing Role: Five-channel isolator handling discrete I/O status, emergency stop signals, and encoder feedback. Use Value: Schmitt-trigger inputs reject EMI-induced glitches; fail-safe low output ensures safe deactivation of actuators during power faults. |
Use Scenario: Isolating communication between AC/DC front-end controller and DC/DC secondary-side regulation in bidirectional OBCs. IC Role / Device Role / Timing Role: Unidirectional data isolator carrying UART, SPI, or fault reporting signals across primary-secondary barrier. Use Value: AEC-Q100 qualification and 125°C operation ensure reliability under continuous thermal stress in compact OBC enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI8655BA-ASR | Same 5-channel, 5 kVRMS, WB SOIC-16 package, but default output state = low (BA = 1.0 kVRMS rating; BD = 5.0 kVRMS). | Not rated for reinforced insulation; limited to functional isolation in non-safety-critical subsystems. | Select SI8655BD-ASR when 5.0 kVRMS reinforced insulation and UL/VDE certification are mandatory (e.g., IEC 62368-1 compliance). |
| ADUM141E0BRZ | 4-channel, 3.75 kVRMS, narrow-body SOIC-16; higher 13 ns max propagation delay; no AEC-Q100 grade available. | Lacks automotive qualification and 5 kVRMS rating; unsuitable for traction inverter or BMS main isolation barriers. | Choose ADUM141E0BRZ only for cost-sensitive, non-automotive 4-channel applications where 3.75 kVRMS suffices and layout space is constrained. |
Compared with SI8655BA-ASR and ADUM141E0BRZ, SI8655BD-ASR uniquely combines 5-channel count, 5.0 kVRMS reinforced insulation, AEC-Q100 Grade 0 qualification, and sub-10 ns timing - making it the only drop-in solution for safety-critical automotive and industrial isolation requiring full regulatory compliance and high-speed determinism.
Availability
SI8655BD-ASR is available at Aetrix Electronics and suitable for battery management systems, traction inverters, and industrial PLC I/O modules requiring stable component supply, long-term lifecycle assurance, and automotive-grade traceability.
Supply support for SI8655BD-ASR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and isolation technologies for high-performance wireless and power systems.
The SI865x family was designed specifically for replacing optocouplers in demanding industrial and automotive applications - delivering superior speed, reliability, and integration while meeting stringent safety certifications (UL, VDE, CQC) and AEC-Q100 requirements.
FAQ
What is the isolation rating and certification status of SI8655BD-ASR?
SI8655BD-ASR provides 5.0 kVRMS reinforced insulation and is certified by UL (1577), VDE (0884-10), CSA, and CQC to IEC 62368-1 and IEC 60601-1 standards. These approvals validate its use in safety-critical applications such as electric vehicle battery management and medical power supplies where galvanic separation must withstand sustained high voltage and transient surges.
Does SI8655BD-ASR require external enable signals or startup configuration?
No. SI8655BD-ASR has no enable pins and requires no initialization sequence. Outputs become valid within 40 µs after VDD1 and VDD2 reach operating voltage. Its 5-channel architecture is fixed as input-only on Side A (A1–A5) and output-only on Side B (B1–B5), simplifying system design and eliminating firmware dependencies for isolation readiness.
What is the default output behavior of SI8655BD-ASR during input-side power loss?
SI8655BD-ASR is ordered with the "BD" suffix to guarantee fail-safe low-default output behavior. When VDD1 is unpowered but VDD2 remains active, all five outputs (B1–B5) drive logic low - a critical safety feature for disabling gate drivers or de-energizing actuators in BMS and industrial control systems.
Can SI8655BD-ASR operate with mixed supply voltages, such as 3.3 V on Side A and 5 V on Side B?
Yes. SI8655BD-ASR supports independent 2.5–5.5 V supplies on both sides. It reliably translates 3.3 V logic inputs (A1–A5) to 5 V CMOS outputs (B1–B5), eliminating external level shifters. Input thresholds (VT+ = 1.67 V typ, VT– = 1.23 V typ) ensure noise-immune detection across the full supply range.
How does SI8655BD-ASR compare to optocouplers in terms of timing performance and reliability?
SI8655BD-ASR delivers 5–13 ns propagation delay (vs. 50–200 ns for optocouplers), <0.5 ns channel-to-channel skew, and zero LED aging or temperature drift. Its RF-based isolation achieves 60-year lifetime at rated voltage, whereas optocoupler CTR degrades over time - making SI8655BD-ASR ideal for mission-critical, long-lifecycle applications like EV powertrains.
SI8655BD-ASR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- No
- Number of Channels:
- 5
- Inputs - Side 1/Side 2:
- 5/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13ns, 13ns
- Pulse Width Distortion (Max):
- 4.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.375V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI8655BD-ASR FAQ
1.How can I place an order for SI8655BD-ASR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8655BD-ASR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8655BD-ASR reliable?
The price and inventory of SI8655BD-ASR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8655BD-ASR is usually 5 days.
3.What payment methods are accepted for SI8655BD-ASR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8655BD-ASR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8655BD-ASR?
SI8655BD-ASR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8655BD-ASR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8655BD-ASR?
For technical support, including SI8655BD-ASR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8655BD-ASR requirements.
6.How does Aetrix verify that SI8655BD-ASR is sourced from the original manufacturer or authorized distributors?
All SI8655BD-ASR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8655BD-ASR meets industry standards.
7.What is the process for return or replacement of SI8655BD-ASR?
All SI8655BD-ASR units undergo pre-shipment inspection (PSI). If there is an issue with SI8655BD-ASR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8655BD-ASR part is unused and in its original packaging.
Return procedure for SI8655BD-ASR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8655BD-ASR Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
