My Inquiry
My Account
Skyworks Solutions Inc. SI8660EB-AUR
- Part No.:
- SI8660EB-AUR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SI8660EB-AUR.pdf
- Description:
- AUTOMOTIVE 2.5 KV 6 FORWARD CHAN
- Quantity:
- Payment:
- Shipping:
Inventory:3,181
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8660EB-AUR from Skyworks is a six-channel, unidirectional digital isolator with high-side input (VDD1 side) and zero outputs on VDD2 side, rated for 2.5 kVRMS isolation, 150 Mbps data rate, and 10 ns typical propagation delay. It features selectable high-default fail-safe output mode and operates across –40 to 125 °C, serving as a robust galvanic barrier in isolated power supply feedback loops and motor gate driver interfaces.
For engineers reviewing the SI8660EB-AUR datasheet, SI8660EB-AUR pinout, SI8660EB-AUR application, or SI8660EB-AUR equivalent, this page delivers verified electrical specs, package-confirmed pin functions, automotive-grade AEC-Q100 qualification status, fail-safe behavior under undervoltage, and real-world timing performance metrics including channel-to-channel skew and CMTI.
Technical Context
The SI8660EB-AUR implements RF-based on/off keying across a semiconductor isolation barrier-no startup initialization required-and maintains stable timing and low power across temperature and voltage extremes. Its Schmitt-trigger inputs provide 0.44 V typical hysteresis, and undervoltage lockout (UVLO) thresholds are tightly controlled at 2.24 V (rising) and 2.16 V (falling) with 70 mV hysteresis per supply rail.
It supports dual-supply operation from 2.5–5.5 V on both sides, delivers 50 Ω nominal output impedance, and achieves <2.5 ns channel-channel skew and 350 ps peak eye diagram jitter at 100 Mbps-enabling precise timing-critical control in traction inverters and isolated ADC interfaces.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels / Direction | 6 unidirectional channels, all inputs on VDD1 side, no outputs on VDD2 side - enables full-signal-side isolation for controller-to-gate-driver communication. |
| Max Data Rate | 150 Mbps - supports high-speed serial interfaces such as isolated SPI clock lines and fast PWM feedback paths. |
| Propagation Delay | 8.0 ns typical - ensures sub-10 ns latency for real-time fault response in motor control safety chains. |
| Isolation Rating | 2.5 kVRMS - UL/CSA/VDE/CQC certified for reinforced insulation in industrial and automotive end-equipment. |
| Supply Voltage Range | 2.5–5.5 V per side - allows direct interfacing with 3.3 V microcontrollers and 5 V gate drivers without level-shifting. |
| CMTI | 50 kV/µs minimum - rejects fast common-mode transients in noisy inverter environments without signal corruption. |
| Fail-Safe Default | High-output state during VDD1 loss - ensures gate drivers default to OFF in power-fail scenarios for safe shutdown. |
Pinout & Package
SI8660EB-AUR is housed in a RoHS-compliant QSOP-16 package (5.3 mm × 10.2 mm, 1.0 mm height), optimized for high-density PCB layouts with 0.635 mm pitch and 8 mm creepage distance. The narrow-body footprint supports >3.75 kVRMS working voltage when used with proper board spacing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Input-side power supply | Supplies all six input buffers and RF transmitter; must be bypassed with 0.1 µF capacitor near pin. |
| GND1 | Input-side ground reference | Return path for VDD1; requires low-inductance connection to isolate noise coupling into isolation barrier. |
| INA1–INA6 | Digital input signals (side A) | Schmitt-triggered inputs accepting 2.0–5.5 V logic; tolerate 10 µA leakage and support 500 kHz–150 MHz data rates. |
| VDD2 | Output-side power supply | Supplies RF receiver and six output drivers; independent of VDD1 for true galvanic separation. |
| GND2 | Output-side ground reference | Isolated return for VDD2; must not be connected to GND1 except via system-level safety ground. |
| OUTA1–OUTA6 | Digital output signals (side B) | 50 Ω push-pull outputs with VOH ≥ VDD2–0.4 V and VOL ≤ 0.4 V; drive 15 pF loads at 150 Mbps. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates LED aging and temperature drift issues of optocouplers; enables 60-year life at rated working voltage. |
| Selectably high-default fail-safe mode | Guarantees logic-high outputs when VDD1 is lost-critical for disabling IGBTs/MOSFETs during brownout conditions. |
| Ultra-low power at 100 Mbps | 5.5 mA per channel at 5 V (34.1 mA total), enabling thermally constrained designs in sealed automotive ECUs. |
| AEC-Q100 Grade 1 qualification | Validated for –40 to 125 °C operation with zero-defect manufacturing flow-meets functional safety requirements for OBC and BMS. |
| Precision timing performance | 0.5 ns channel-channel skew and 2 ns propagation delay skew ensure synchronized multi-channel switching in 3-phase inverters. |
Applications
| Industrial Motor Control | Isolated Switch-Mode Power Supply |
|---|---|
|
Use Scenario: Gate driving for 3-phase IGBT modules in variable-frequency drives with integrated current sensing. IC Role / Device Role / Timing Role: Six-channel isolator transmits PWM signals from MCU to isolated gate drivers while blocking 1.5 kV common-mode transients. Use Value: 50 kV/µs CMTI prevents false triggering; 10 ns propagation delay enables tight dead-time control below 100 ns. |
Use Scenario: Secondary-side voltage and current feedback to primary-side controller in LLC resonant converters. IC Role / Device Role / Timing Role: Transmits isolated analog-to-digital converter outputs and fault signals across 2.5 kVRMS barrier. Use Value: Sub-10 ns timing uncertainty preserves regulation loop stability; Schmitt inputs reject noise on long PCB traces. |
| Automotive On-Board Charger | Battery Management System |
|
Use Scenario: Isolating MCU GPIOs and fault reporting lines between low-voltage domain and 800 V DC-link section. IC Role / Device Role / Timing Role: Provides fail-safe high-default outputs to disable AC/DC bridge drivers during overvoltage events. Use Value: AEC-Q100 Grade 1 rating ensures reliability at 125 °C ambient; QSOP-16 footprint fits compact OBC PCBs. |
Use Scenario: Isolating cell voltage monitoring ICs from main battery controller in 400–800 V EV packs. IC Role / Device Role / Timing Role: Transfers isolated ADC data and thermal fault alerts across reinforced insulation barrier. Use Value: 60-year life expectancy matches vehicle service lifetime; 2.5 kVRMS rating meets ISO 6469-3 creepage requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM161NBRZ | 6-channel, 150 Mbps, 2.5 kVRMS, SOIC-16WB; default-low fail-safe; 12 ns max propagation delay. | Requires external pull-ups for high-default behavior; wider SOIC-16WB footprint increases board area by 40%. | Choose ADUM161NBRZ only if SOIC-16 layout reuse is mandatory and high-default behavior can be implemented externally. |
| ISO6760QDWR | 6-channel, 50 Mbps, 5 kVRMS, SOIC-16NB; default-high fail-safe; 16 ns max propagation delay; AEC-Q100 qualified. | Limited to 50 Mbps-insufficient for high-speed SPI or fast PWM; higher isolation margin trades off speed and power efficiency. | Prefer ISO6760QDWR only when 5 kVRMS working voltage is strictly required and data rate ≤50 Mbps suffices. |
Compared with ADUM161NBRZ and ISO6760QDWR, SI8660EB-AUR uniquely combines QSOP-16 compactness, 150 Mbps bandwidth, AEC-Q100 Grade 1 qualification, and factory-configured high-default fail-safe-making it optimal for space-constrained, high-speed automotive power systems where deterministic power-loss behavior is critical.
Availability
SI8660EB-AUR is available at Aetrix Electronics and suitable for industrial motor control, automotive on-board chargers, isolated switch-mode power supplies, and battery management systems requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for SI8660EB-AUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in high-performance analog semiconductors, specializing in RF, timing, and isolation technologies for communications, automotive, and industrial markets.
The Si866x family was engineered specifically for high-reliability galvanic isolation in electric vehicle powertrain systems and industrial automation-delivering best-in-class CMTI, fail-safe configurability, and AEC-Q100 compliance without optical degradation.
FAQ
What is the default output state of SI8660EB-AUR during input-side power loss?
The SI8660EB-AUR is ordered with "EB" suffix indicating high-default fail-safe mode: when VDD1 is unpowered but VDD2 remains active, all six outputs (OUTA1–OUTA6) assert logic high. This behavior is factory-configured and does not require external components-ensuring safe gate driver disable in automotive OBC and traction inverter applications.
Does SI8660EB-AUR support 2.5 V operation on both sides simultaneously?
Yes, SI8660EB-AUR supports 2.5 V operation on both VDD1 and VDD2 rails. At 2.5 V and 1 Mbps, it draws 1.5 mA per channel on VDD1 and 3.5 mA per channel on VDD2-enabling direct interface with ultra-low-power microcontrollers while maintaining full 150 Mbps capability and 50 kV/µs CMTI performance.
What is the creepage distance of the QSOP-16 package used by SI8660EB-AUR?
The SI8660EB-AUR in QSOP-16 package provides 8 mm creepage distance, validated for 2.5 kVRMS working voltage per IEC 60664-1. This exceeds minimum requirements for reinforced insulation in 400 V AC mains-connected industrial equipment and meets ISO 6469-3 for EV battery systems up to 1000 V DC.
Is SI8660EB-AUR pin-compatible with other Si866x variants in QSOP-16?
No-SI8660EB-AUR has a unique pinout optimized for 6-input/0-output configuration. Other Si866x QSOP-16 variants (e.g., SI8661EB-AU with 5 inputs/1 output) assign different functions to pins 10–16. PCB layout must match the exact SI8660EB-AUR pin map; no mechanical or electrical interchangeability exists across Si866x channel-count variants.
How does the RF isolation architecture of SI8660EB-AUR improve reliability versus optocouplers?
SI8660EB-AUR uses RF modulation across a silicon dioxide barrier instead of LED-photodiode transmission-eliminating LED aging, temperature-dependent CTR degradation, and slow turn-off delays. This yields 60-year lifetime at rated voltage, <10 ns propagation delay stability over –40 to 125 °C, and immunity to magnetic fields that disrupt optocoupler operation in motor drives.
SI8660EB-AUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 6
- Inputs - Side 1/Side 2:
- 6/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13ns, 13ns
- Pulse Width Distortion (Max):
- 4.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.375V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
SI8660EB-AUR FAQ
1.How can I place an order for SI8660EB-AUR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8660EB-AUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8660EB-AUR reliable?
The price and inventory of SI8660EB-AUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8660EB-AUR is usually 5 days.
3.What payment methods are accepted for SI8660EB-AUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8660EB-AUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8660EB-AUR?
SI8660EB-AUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8660EB-AUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8660EB-AUR?
For technical support, including SI8660EB-AUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8660EB-AUR requirements.
6.How does Aetrix verify that SI8660EB-AUR is sourced from the original manufacturer or authorized distributors?
All SI8660EB-AUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8660EB-AUR meets industry standards.
7.What is the process for return or replacement of SI8660EB-AUR?
All SI8660EB-AUR units undergo pre-shipment inspection (PSI). If there is an issue with SI8660EB-AUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8660EB-AUR part is unused and in its original packaging.
Return procedure for SI8660EB-AUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8660EB-AUR Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
