My Inquiry
My Account
Skyworks Solutions Inc. SI8661EB-AUR
- Part No.:
- SI8661EB-AUR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SI8661EB-AUR.pdf
- Description:
- AUTOMOTIVE 2.5 KV 5 FORWARD & 1
- Quantity:
- Payment:
- Shipping:
Inventory:2,688
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8661EB-AUR from Skyworks is a six-channel digital isolator with five input channels on VDD1 side and one output channel on VDD2 side, supporting up to 150 Mbps data rate, <10 ns propagation delay, and 5 kVRMS reinforced isolation in a wide-body SOIC-16 package. It operates from 2.5–5.5 V supplies, features Schmitt-trigger inputs for noise immunity, and implements selectable high-default fail-safe mode-used in isolated motor control gate drivers and battery management system signal interfaces.
For engineers reviewing the SI8661EB-AUR datasheet, SI8661EB-AUR pinout, SI8661EB-AUR application, or SI8661EB-AUR equivalent, this page delivers verified electrical specs, fail-safe behavior under undervoltage, CMTI performance at 50 kV/µs, thermal stability from –40°C to 125°C, and automotive-grade AEC-Q100 qualification for traction inverter and on-board charger designs.
Technical Context
The SI8661EB-AUR uses RF-based on/off keying across a semiconductor isolation barrier-eliminating startup initialization and enabling deterministic timing without PLL lock time. Its architecture supports independent undervoltage lockout (UVLO) on both sides, with VDDUV+ = 2.24 V (typ) and hysteresis of 70 mV (typ), ensuring robust power sequencing in dual-supply systems.
All six channels integrate Schmitt-trigger inputs (VT+ = 1.67 V, VT– = 1.23 V, VHYS = 0.44 V typ), 50 Ω nominal output impedance, and fail-safe logic that holds outputs high when VDD1 is unpowered-critical for safe shutdown in isolated IGBT/SiC gate drive feedback paths.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Data Rate | 150 Mbps - enables real-time PWM and fault reporting in high-frequency motor drives |
| Propagation Delay | 8.0 ns (typ) - ensures sub-10 ns timing alignment between isolated control and feedback signals |
| Channel-Channel Skew | 0.5 ns (typ) - maintains phase coherence across multi-channel isolated ADC sampling paths |
| CMTI | 50 kV/µs (typ) - prevents false triggering during fast-switching transients in 650 V+ inverters |
| Isolation Rating | 5 kVRMS - meets reinforced insulation requirements per VDE 0884-10 and UL 1577 for mains-connected systems |
| Supply Voltage Range | 2.5–5.5 V - supports direct interface with 3.3 V microcontrollers and 5 V gate drivers without level shifters |
| Fail-Safe Default | High - guarantees active-high enable or fault-clear signals remain asserted during primary-side power loss |
Pinout & Package
SI8661EB-AUR is housed in a RoHS-compliant 16-pin wide-body SOIC package (WB SOIC-16) with 8.0 mm creepage and 8.3 mm clearance, certified for reinforced insulation up to 5 kVRMS. Pin assignments follow standard Si866x layout with VDD1/GND1 on left side (pins 1–8) and VDD2/GND2 on right side (pins 9–16).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 3, 4, 6, 7 | VDD1-side input | Five isolated digital inputs referenced to VDD1/GND1; accept 2.0–5.5 V logic levels |
| 2, 5, 8 | VDD1-side ground/power | GND1 (pin 2), VDD1 (pin 5), GND1 (pin 8) - decoupling capacitor must be placed near pin 5 |
| 9, 11, 12, 14, 15 | VDD2-side output | One output (pin 9) + four unused pins - pin 9 delivers fail-safe high default signal to secondary-side controller |
| 10, 13, 16 | VDD2-side ground/power | GND2 (pin 10), VDD2 (pin 13), GND2 (pin 16) - separate supply domain with independent UVLO monitoring |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation barrier | Eliminates optical degradation and magnetic coupling issues-enables 60-year lifetime at rated working voltage |
| Selectably high-default fail-safe mode | Guarantees pin 9 remains logic high during VDD1 brownout-prevents unintended gate turn-on in isolated half-bridge drivers |
| Ultra-low power at 100 Mbps | 8.8 mA (VDD1) + 23 mA (VDD2) at 5 V - reduces thermal load in compact BMS modules |
| AEC-Q100 Grade 1 qualification | Validated for operation from –40°C to 125°C ambient - supports under-hood deployment in OBC and traction inverter control boards |
| Schmitt-trigger inputs with 0.44 V hysteresis | Rejects >100 mV noise spikes on long PCB traces in industrial PLC backplanes |
Applications
| Motor Control Gate Driver Interface | Battery Management System (BMS) Cell Monitoring |
|---|---|
|
Use Scenario: Isolating PWM enable signals and fault feedback between MCU and high-voltage IGBT/SiC gate driver ICs in EV traction inverters. IC Role / Device Role / Timing Role: SI8661EB-AUR provides five forward-control channels (e.g., EN1–EN5) and one high-default fault-report channel (FAULT#) across 650 V DC bus. Use Value: 0.5 ns channel skew ensures synchronized gate switching; 50 kV/µs CMTI prevents false fault latching during dV/dt events >50 V/ns. |
Use Scenario: Transmitting cell voltage and temperature readings from isolated analog front-end (AFE) to host MCU in 400–800 V EV battery packs. IC Role / Device Role / Timing Role: SI8661EB-AUR carries five AFE status bits and one high-default "cell imbalance alert" signal across isolation barrier. Use Value: Fail-safe high default ensures alert remains active if AFE power fails; 150 Mbps supports oversampling of transient cell faults. |
| On-Board Charger (OBC) Control Loop | Industrial Isolated ADC Interface |
|
Use Scenario: Isolating digital control signals between primary-side PFC controller and secondary-side LLC resonant controller in bidirectional OBCs. IC Role / Device Role / Timing Role: SI8661EB-AUR routes five synchronous timing commands and one high-default "soft-start complete" flag across 1.5 kVRMS barrier. Use Value: Sub-10 ns propagation delay preserves phase accuracy in 100+ kHz control loops; 5.5 V supply tolerance matches both 3.3 V MCU and 5 V gate driver rails. |
Use Scenario: Interfacing isolated sigma-delta ADCs (e.g., AMC1306) to FPGA-based power quality analyzers in 400 V AC industrial drives. IC Role / Device Role / Timing Role: SI8661EB-AUR conveys five ADC data lanes and one high-default "data ready" strobe to FPGA fabric. Use Value: 1.6 mA/channel @ 1 Mbps minimizes power in always-on monitoring; Schmitt inputs tolerate ±200 mV EMI on 20 cm PCB traces. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM161NBRZ | 6-channel, 150 Mbps, 3.75 kVRMS, SOIC-16 NB; no fail-safe default selection; 10 ns max propagation delay | Lacks configurable fail-safe output-requires external pull-up for high-default behavior | Choose ADUM161NBRZ only if board space constraints require narrow-body SOIC and fail-safe is implemented externally |
| ISO6761FRDWR | 6-channel, 50 Mbps, 5 kVRMS, SOIC-16 WB; fixed low-fail-safe; 11 ns max propagation delay; 2.25–5.5 V supply | Lower data rate limits use in >100 kHz control loops; fixed low-default conflicts with high-active fault signaling | Prefer ISO6761FRDWR only for cost-sensitive, lower-speed industrial I/O where high-default fail-safe is not required |
Compared with ADUM161NBRZ and ISO6761FRDWR, SI8661EB-AUR uniquely combines 150 Mbps speed, 5 kVRMS reinforced isolation, wide 2.5–5.5 V supply range, and factory-configured high-default fail-safe-making it optimal for automotive-grade motor control and BMS where safety-critical signal integrity is non-negotiable.
Availability
SI8661EB-AUR is available at Aetrix Electronics and suitable for automotive battery management systems, EV traction inverters, on-board chargers, and industrial isolated ADC interfaces requiring stable component supply across extended temperature and high-reliability lifecycles.
Supply support for SI8661EB-AUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in high-performance analog semiconductors, specializing in RF, timing, and isolation technologies for wireless, automotive, and industrial markets.
The Si866x family was designed specifically for automotive and industrial isolation applications demanding AEC-Q100 qualification, 5 kVRMS reinforced insulation, and fail-safe operation-targeting next-generation EV powertrain and energy storage systems.
FAQ
What is the fail-safe behavior of SI8661EB-AUR during VDD1 power loss?
When VDD1 is unpowered, SI8661EB-AUR's single output (pin 9) defaults to logic high due to its factory-configured "E" ordering option. This behavior is guaranteed by internal pull-ups and remains active as long as VDD2 is powered-ensuring critical fault-clear or enable signals stay asserted during primary-side brownouts in motor control systems using SI8661EB-AUR.
Does SI8661EB-AUR support 3.3 V and 5 V mixed-supply operation?
Yes, SI8661EB-AUR supports independent 2.5–5.5 V supplies on both sides: VDD1 can be 3.3 V (MCU interface) while VDD2 is 5 V (gate driver interface). Input thresholds (VT+ = 1.67 V, VT– = 1.23 V) and output drive (VOH ≥ VDD2 – 0.4 V) ensure reliable logic translation without external level shifters-verified in SI8661EB-AUR electrical specifications across temperature.
What is the creepage and clearance of the SI8661EB-AUR wide-body SOIC package?
The SI8661EB-AUR uses a WB SOIC-16 package with 8.0 mm creepage and 8.3 mm clearance-certified for 5 kVRMS reinforced insulation per VDE 0884-10 and UL 1577. This exceeds IEC 60664-1 requirements for 650 V working voltage systems, making SI8661EB-AUR suitable for direct placement across primary-secondary barriers in OBC and traction inverter PCB layouts.
How does SI8661EB-AUR achieve 50 kV/µs common-mode transient immunity?
SI8661EB-AUR achieves 50 kV/µs CMTI through its RF-based modulation architecture and differential receiver design, which rejects fast common-mode edges without false triggering. Measured per Figure 4.2 test circuit with 1500 V transient and VI = VDD/0 V, this performance is intrinsic to the Si866x isolation barrier-not dependent on external layout-ensuring robustness in high-dV/dt SiC inverter environments where SI8661EB-AUR is deployed.
Is SI8661EB-AUR qualified for automotive applications?
Yes, SI8661EB-AUR is AEC-Q100 Grade 1 qualified (–40°C to +125°C), manufactured using automotive-specific process flows, and supported with AIAG-compliant PPAP documentation. Its top marking includes automotive manufacturing code (first character N–Z), and it is explicitly listed in Skyworks' Automotive OPNs table-confirming SI8661EB-AUR's suitability for on-board chargers, battery management systems, and traction inverters in production EV platforms.
SI8661EB-AUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 6
- Inputs - Side 1/Side 2:
- 5/1
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13ns, 13ns
- Pulse Width Distortion (Max):
- 4.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.375V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
SI8661EB-AUR FAQ
1.How can I place an order for SI8661EB-AUR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8661EB-AUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8661EB-AUR reliable?
The price and inventory of SI8661EB-AUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8661EB-AUR is usually 5 days.
3.What payment methods are accepted for SI8661EB-AUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8661EB-AUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8661EB-AUR?
SI8661EB-AUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8661EB-AUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8661EB-AUR?
For technical support, including SI8661EB-AUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8661EB-AUR requirements.
6.How does Aetrix verify that SI8661EB-AUR is sourced from the original manufacturer or authorized distributors?
All SI8661EB-AUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8661EB-AUR meets industry standards.
7.What is the process for return or replacement of SI8661EB-AUR?
All SI8661EB-AUR units undergo pre-shipment inspection (PSI). If there is an issue with SI8661EB-AUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8661EB-AUR part is unused and in its original packaging.
Return procedure for SI8661EB-AUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8661EB-AUR Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
