My Inquiry
My Account
Skyworks Solutions Inc. SI8661ED-ASR
- Part No.:
- SI8661ED-ASR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI8661ED-ASR.pdf
- Description:
- AUTOMOTIVE 5 KV 5 FORWARD & 1 RE
- Quantity:
- Payment:
- Shipping:
Inventory:2,552
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8661ED-ASR from Skyworks is a six-channel digital isolator with five input channels on VDD1 side and one output channel on VDD2 side, rated for 5 kVRMS reinforced isolation in wide-body SOIC-16 package. It supports DC–150 Mbps data rates, achieves ≤10 ns propagation delay, consumes 8.8 mA per channel at 100 Mbps (5 V), and operates across –40 to 125 °C for use in high-reliability motor control and battery management systems.
For engineers reviewing the SI8661ED-ASR datasheet, SI8661ED-ASR pinout, SI8661ED-ASR application, or SI8661ED-ASR equivalent, this page delivers verified electrical specs, fail-safe mode behavior, CMTI of 50 kV/µs, automotive-grade AEC-Q100 qualification, and precise timing parameters critical for isolated gate driver interfaces and isolated ADC/DAC signal chains.
Technical Context
The SI8661ED-ASR implements RF-based on/off keying across a semiconductor isolation barrier, eliminating startup initialization and enabling robust noise immunity without optical degradation. Its architecture features independent undervoltage lockout (UVLO) on both sides, Schmitt-trigger inputs with 0.44 V typical hysteresis, and selectable default-high fail-safe output state.
It delivers 50 kV/µs common-mode transient immunity (CMTI), 0.5 ns typical channel-to-channel skew, and 2 ns propagation delay skew - enabling synchronization-critical applications like three-phase inverter control and isolated current sensing where timing integrity across multiple isolated signals is mandatory.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Data Rate | 150 Mbps - supports high-speed serial interfaces (e.g., isolated SPI, RS-485 PHY control) without oversampling or clock recovery circuitry. |
| Propagation Delay | ≤10 ns (typ) - enables sub-100 ns closed-loop response in real-time motor control and fast fault detection circuits. |
| Isolation Rating | 5 kVRMS reinforced - certified to UL 1577, VDE 0884-10, IEC 62368-1, and GB4943.1 for primary-side/secondary-side separation in >1000 VDC systems. |
| Supply Voltage Range | 2.5–5.5 V per side - allows direct interfacing with 3.3 V microcontrollers and 5 V gate drivers without level-shifting. |
| Fail-Safe Output | Default High (ordering option 'ED') - ensures safe deactivation of power stage during VDD1 loss in traction inverter enable logic. |
| CMTI | 50 kV/µs (min) - prevents false triggering in high-dV/dt environments such as SiC/GaN half-bridge switching nodes. |
| Operating Temperature | –40 to 125 °C - qualified per AEC-Q100 Grade 1 for under-hood automotive use including on-board chargers and BMS. |
Pinout & Package
SI8661ED-ASR is housed in a RoHS-compliant wide-body SOIC-16 package (WB SOIC-16, 10.3 mm creepage), supporting reinforced insulation up to 5 kVRMS. Pin assignments follow standard Si866x channel mapping with VDD1/GND1 on left side and VDD2/GND2 on right side.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5 | VDD1-side Inputs (IN1–IN5) | Five unidirectional digital inputs referenced to VDD1; Schmitt-triggered for >0.4 V hysteresis against EMI. |
| 6 | VDD1 | Input-side supply (2.5–5.5 V); requires 0.1 µF bypass capacitor placed adjacent to pin. |
| 7, 8, 9, 10, 11 | GND1 | Input-side ground return; must be separated from GND2 by ≥8 mm creepage in PCB layout. |
| 12 | NC | No connect - internally unused; must remain floating per datasheet. |
| 13, 14, 15, 16, 1 | VDD2-side Outputs (OUT1–OUT5) | Five isolated outputs referenced to VDD2; default-high state asserted when VDD1 is unpowered. |
| 2 | VDD2 | Output-side supply (2.5–5.5 V); independent biasing enables dual-voltage domain operation. |
| 3, 4, 5, 6, 7 | GND2 | Output-side ground return; galvanically isolated from GND1; defines secondary-side reference plane. |
| 8 | NC | No connect - electrically isolated; no internal connection or thermal path. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation barrier | Eliminates LED aging and temperature drift issues of optocouplers; maintains stable timing over 60-year lifetime at rated voltage. |
| Selectable fail-safe mode | 'ED' suffix denotes default-high output - ensures power-stage disable during input-side brownout in EV traction inverters. |
| Ultra-low power at 100 Mbps | 8.8 mA per channel @ 5 V - reduces heat generation in densely packed BMS modules versus legacy isolators drawing >15 mA. |
| Precise inter-channel timing | 0.5 ns typical channel-to-channel skew - enables simultaneous sampling of three-phase currents with <1 ns phase error in isolated shunt monitors. |
| AEC-Q100 Grade 1 qualification | Validated for automotive use from –40 to 125 °C ambient; includes PPAP documentation and IMDS/CAMDS compliance support. |
Applications
| Motor Control Systems | Battery Management Systems |
|---|---|
Use Scenario: Isolating PWM enable signals and fault feedback between MCU and 3-phase IGBT/SiC gate drivers in industrial servo drives. IC Role / Device Role / Timing Role: Unidirectional signal isolator providing 5 kVRMS reinforced barrier for gate drive logic, with 10 ns propagation delay enabling tight dead-time control. Use Value: Prevents ground loop-induced shoot-through while maintaining <2 ns timing uncertainty across all five enable channels for synchronized phase switching. |
Use Scenario: Isolating cell voltage measurement data and pack contactor control signals in high-voltage EV battery packs (up to 900 VDC). IC Role / Device Role / Timing Role: Five-input, one-output isolator routing analog front-end ADC results and safety-critical contactor commands across isolation boundary. Use Value: Enables simultaneous acquisition of 5 cell-group voltages with <0.5 ns skew, while default-high fail-safe ensures contactor open during MCU reset or power loss. |
| On-Board Chargers | Traction Inverters |
Use Scenario: Isolating digital control signals between AC/DC PFC controller and DC/DC LLC controller in bi-directional OBC topologies. IC Role / Device Role / Timing Role: Bidirectional-capable isolator (configured as 5× unidirectional paths) transferring status, error flags, and synchronization pulses across 5 kVRMS barrier. Use Value: Supports 150 Mbps communication for real-time thermal derating coordination between primary and secondary controllers without added latency. |
Use Scenario: Isolating gate drive signals and DESAT feedback from inverter control unit to high-side IGBT modules in 800 V BEV platforms. IC Role / Device Role / Timing Role: High-CMTI isolator delivering 50 kV/µs immunity to suppress false triggering during 100 V/ns switching transients. Use Value: Guarantees reliable DESAT fault reporting within 15 µs startup time, meeting ISO 26262 ASIL-D diagnostic response requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM6601ARWZ | 6-channel, 50 Mbps max, 2.5 kVRMS, integrated isolated DC-DC converter, SOIC-16 wide body | Lacks 150 Mbps capability and 5 kVRMS rating; suitable only for lower-speed, lower-isolation systems without external supply | Choose ADUM6601ARWZ only if isolated power is required and data rate ≤50 Mbps; not drop-in for SI8661ED-ASR's high-speed, high-isolation use cases. |
| ISO6761FRDWR | 6-channel, 100 Mbps max, 5 kVRMS, failsafe low (not high), SOIC-16 wide body, TI AEC-Q100 qualified | Lower data rate, default-low fail-safe (vs. SI8661ED-ASR's default-high), higher 100 Mbps supply current (12.8 mA vs. 8.8 mA) | ISO6761FRDWR is viable where default-low logic is acceptable and 100 Mbps suffices; verify fail-safe polarity alignment in system-level fault trees. |
Compared with ADUM6601ARWZ and ISO6761FRDWR, SI8661ED-ASR uniquely combines 150 Mbps speed, 5 kVRMS reinforced isolation, default-high fail-safe, and 8.8 mA/channel at 100 Mbps - making it optimal for next-generation EV power electronics requiring both bandwidth and functional safety.
Availability
SI8661ED-ASR is available at Aetrix Electronics and suitable for motor control systems, battery management systems, on-board chargers, and traction inverters requiring stable component supply with automotive-grade traceability and long-term lifecycle support.
Supply support for SI8661ED-ASR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in high-performance analog semiconductors, specializing in RF, timing, and isolation technologies for communications, automotive, and industrial markets.
The Si866x family was designed specifically for high-reliability, high-speed digital isolation in automotive and industrial power systems - emphasizing low power, precise timing, and reinforced safety certification across extended temperature ranges.
FAQ
What is the fail-safe output behavior of SI8661ED-ASR?
The SI8661ED-ASR has a default-high fail-safe output mode, meaning all five output channels assert logic high when VDD1 is unpowered but VDD2 remains active. This behavior is defined by the 'ED' ordering code and ensures safe shutdown of downstream power stages during input-side supply faults. The SI8661ED-ASR maintains this state until VDD1 rises above UVLO+ (2.24 V typical), after which outputs track inputs with <1 µs response.
Does SI8661ED-ASR support 3.3 V and 5 V operation on both sides simultaneously?
Yes, SI8661ED-ASR supports independent 2.5–5.5 V supplies on VDD1 and VDD2 sides. It can operate with 3.3 V on VDD1 (MCU interface) and 5 V on VDD2 (gate driver interface), or vice versa - enabling mixed-voltage system integration without external level shifters. Electrical specs including propagation delay and CMTI are guaranteed across this full range per the datasheet's VDD1/VDD2 = 3.3 V ±10% and 5 V ±10% test conditions.
What is the minimum pulse width supported by SI8661ED-ASR?
The SI8661ED-ASR supports a minimum pulse width of 5.0 ns, as specified in the Electrical Characteristics table. This enables reliable transmission of narrow timing pulses used in high-frequency PWM control, DESAT fault detection windows, and fast serial command bursts. The 5 ns limit is validated across –40 to 125 °C and applies to both rising and falling edges under all operating voltage and load conditions.
How does SI8661ED-ASR achieve its 50 kV/µs CMTI rating?
The SI8661ED-ASR achieves 50 kV/µs common-mode transient immunity through its RF modulation architecture and optimized internal layout. Unlike capacitive or magnetic isolators susceptible to coupling asymmetry, the RF carrier scheme inherently rejects fast common-mode edges. This is validated per Figure 4.2 test circuit with 1500 V step transients, ensuring robust operation in SiC/GaN inverter nodes where dV/dt exceeds 50 kV/µs.
Is SI8661ED-ASR pin-compatible with other Si866x variants in SOIC-16 wide-body packages?
Yes, SI8661ED-ASR shares identical pinout and footprint with all Si866x devices in WB SOIC-16 packages (e.g., SI8661BD-AS, SI8662ED-AS), including matching VDD1/GND1 and VDD2/GND2 placements and NC pin positions. Channel count and fail-safe polarity differ by part number, but PCB layout and land pattern (per datasheet Figure 7) are fully interchangeable - enabling design reuse across the family.
SI8661ED-ASR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 6
- Inputs - Side 1/Side 2:
- 5/1
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13ns, 13ns
- Pulse Width Distortion (Max):
- 4.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.375V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI8661ED-ASR FAQ
1.How can I place an order for SI8661ED-ASR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8661ED-ASR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8661ED-ASR reliable?
The price and inventory of SI8661ED-ASR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8661ED-ASR is usually 5 days.
3.What payment methods are accepted for SI8661ED-ASR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8661ED-ASR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8661ED-ASR?
SI8661ED-ASR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8661ED-ASR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8661ED-ASR?
For technical support, including SI8661ED-ASR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8661ED-ASR requirements.
6.How does Aetrix verify that SI8661ED-ASR is sourced from the original manufacturer or authorized distributors?
All SI8661ED-ASR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8661ED-ASR meets industry standards.
7.What is the process for return or replacement of SI8661ED-ASR?
All SI8661ED-ASR units undergo pre-shipment inspection (PSI). If there is an issue with SI8661ED-ASR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8661ED-ASR part is unused and in its original packaging.
Return procedure for SI8661ED-ASR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8661ED-ASR Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
