Skyworks Solutions Inc. SI8662BB-AUR
- Part No.:
- SI8662BB-AUR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SI8662BB-AUR.pdf
- Description:
- AUTOMOTIVE 2.5 KV 4 FORWARD & 2
- Quantity:
- Payment:

- Shipping:

Inventory:4,151
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8662BB-AUR from Skyworks is a six-channel, automotive-grade digital isolator with 4 input channels on VDD1 side and 2 on VDD2 side, supporting up to 150 Mbps data rate, <10 ns propagation delay, and 2.5 kVRMS isolation. It features Schmitt-trigger inputs, selectable fail-safe low-default output mode, and operates across –40 to 125 °C for battery management systems and traction inverters.
For engineers reviewing the SI8662BB-AUR datasheet, SI8662BB-AUR pinout, SI8662BB-AUR application, or SI8662BB-AUR equivalent, this page delivers verified electrical specs, QSOP-16 package details, fail-safe configuration behavior, and automotive AEC-Q100–qualified alternatives - all critical for high-reliability isolated signal transmission in EV powertrain designs.
Technical Context
The SI8662BB-AUR implements RF-based on/off keying across a semiconductor isolation barrier, eliminating startup initialization and enabling robust noise immunity without optical components. Its dual-supply architecture supports independent 2.5–5.5 V operation on both sides, with undervoltage lockout (UVLO) thresholds at 2.24 V (rising) and 2.16 V (falling) per supply rail.
Each channel integrates Schmitt-trigger inputs (0.44 V hysteresis), 50 Ω nominal output impedance, and precise timing control: 0.5 ns typical channel-to-channel skew and 2 ns propagation delay skew. Fail-safe behavior defaults outputs to logic low when VDD1 is unpowered and VDD2 remains active - an ordering-specific feature confirmed for the "BB" variant.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Data Rate | 150 Mbps - enables high-speed CAN FD, SPI, or PWM feedback in motor control loops without timing bottlenecks. |
| Propagation Delay | 8.0 ns typical - ensures sub-10 ns latency for real-time gate driver signaling in 100+ kHz switching inverters. |
| Isolation Rating | 2.5 kVRMS - certified to UL 1577, VDE 0884-10, and IEC 62368-1 for reinforced insulation in 400–800 V battery domains. |
| Supply Voltage Range | 2.5–5.5 V per side - supports direct interface with 3.3 V microcontrollers and 5 V gate drivers without level-shifting. |
| Channel Configuration | 4 inputs on VDD1 side, 2 inputs on VDD2 side - optimized for asymmetric bidirectional communication in BMS cell monitoring stacks. |
| Fail-Safe Default | Logic low output during VDD1 loss - prevents unintended high-side FET activation in traction inverter fault conditions. |
| CMTI | 50 kV/µs minimum - maintains signal integrity amid fast dv/dt transients (>50 V/ns) in SiC/GaN-based power stages. |
Pinout & Package
SI8662BB-AUR is housed in a RoHS-compliant QSOP-16 package (5.3 mm × 10.2 mm, 1.0 mm height) with 0.635 mm lead pitch and 8 mm creepage distance. Pin assignments are validated per Skyworks' official pin description table (Section 5, p.27).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Input-side power supply | Supplies 2.5–5.5 V to 4 input channels; UVLO triggers below 2.16 V to force safe output state. |
| GND1 | Input-side ground reference | Return path for VDD1; must be separated from GND2 by ≥8 mm creepage for reinforced insulation compliance. |
| INA1–INA4 | Input channels (VDD1 side) | Accept 0–VDD1 logic signals with Schmitt-trigger thresholds (1.23 V low-to-high, 1.67 V high-to-low). |
| VDD2 | Output-side power supply | Supplies 2.5–5.5 V to 2 input and 6 output channels; powers receiver circuitry independently of VDD1. |
| GND2 | Output-side ground reference | Return path for VDD2; galvanically isolated from GND1; defines safety barrier between primary and secondary domains. |
| INB1–INB2 | Input channels (VDD2 side) | Enable reverse-direction signaling (e.g., fault feedback from isolated gate driver to MCU); same Schmitt thresholds as INA pins. |
| OUTA1–OUTA4 | Output channels (VDD2 side) | Drive 50 Ω loads with 0.2 V low-level and VDD2–0.4 V high-level output voltage; support controlled-impedance PCB routing. |
| OUTB1–OUTB2 | Output channels (VDD1 side) | Provide isolated feedback to input domain; maintain fail-safe low state when VDD1 is lost and VDD2 is active. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates LED aging and temperature drift issues of optocouplers; enables stable 60-year lifetime at rated working voltage. |
| Selectably configured fail-safe mode | "BB" suffix denotes factory-set low-default output - avoids external pull-down resistors and reduces BOM count in safety-critical paths. |
| AEC-Q100 Grade 0 qualification | Validated for operation from –40 to 125 °C ambient, with zero-defect manufacturing flow and AIAG-compliant PPAP documentation. |
| Ultra-low dynamic power | 12.8 mA total (VDD1 + VDD2) at 100 Mbps and 5 V - cuts thermal load in densely packed BMS modules versus legacy isolators. |
| High CMTI immunity | 50 kV/µs common-mode transient rejection - prevents data corruption during 1000 V/µs switching events in 800 V EV inverters. |
Applications
| Battery Management System (BMS) | Traction Inverter Control |
|---|---|
|
Use Scenario: Isolating cell voltage measurement ADC outputs and pack contactor control signals in 900 V battery packs. IC Role / Device Role / Timing Role: Six-channel isolator transfers analog front-end data and safety interlock commands across 2.5 kVRMS barrier with <10 ns latency. Use Value: Enables ASIL-D compliant diagnostics via guaranteed low-default outputs during supply faults, reducing need for redundant supervision circuits. |
Use Scenario: Transmitting PWM gate drive signals and desaturation fault feedback between MCU and SiC half-bridge drivers. IC Role / Device Role / Timing Role: Provides bidirectional isolation: 4 channels carry PWM from MCU (VDD1→VDD2), 2 channels return DESAT alerts (VDD2→VDD1). Use Value: 150 Mbps capability supports >200 kHz switching frequencies; 50 kV/µs CMTI prevents false triggering during fast dv/dt transitions. |
| On-Board Charger (OBC) | Charging Station Interface |
|
Use Scenario: Isolating digital control signals between AC/DC PFC stage and DC/DC LLC converter in 11 kW bi-directional OBCs. IC Role / Device Role / Timing Role: Transfers phase-shift control words and current-sense alerts across isolation boundary with precise channel-to-channel skew (<0.5 ns). Use Value: Tight skew preserves timing alignment between interleaved converter phases, improving efficiency and reducing EMI. |
Use Scenario: Securing communication between grid-side controller and vehicle-side CAN interface in CCS/GB/T charging stations. IC Role / Device Role / Timing Role: Isolates CAN transceiver I/O lines and status LEDs while maintaining 1 Mbps CAN FD timing integrity. Use Value: Automotive-grade qualification ensures reliability under continuous 40–85 °C ambient operation; QSOP-16 footprint simplifies thermal pad layout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI8662BA-AUR | Same QSOP-16 package and 4/2 channel split, but rated for 1.0 kVRMS isolation instead of 2.5 kVRMS. | Suitable only for non-safety-critical subsystems like infotainment power sequencing - not approved for BMS or inverter main isolation barriers. | Select SI8662BA-AUR only if system-level certification permits lower isolation; verify creepage/clearance compliance per IEC 62109. |
| ISO6762-Q1 | TI's 6-channel automotive isolator in SOIC-16 wide-body; 5.0 kVRMS rating, 100 Mbps max data rate, higher 15 mA @ 100 Mbps supply current. | Preferred where reinforced 5 kVRMS is mandated (e.g., 1000 V battery systems); wider SOIC package increases board area vs. QSOP-16. | Choose ISO6762-Q1 when 5 kVRMS certification is required and PCB space allows SOIC-16; avoid if 150 Mbps or ultra-low power is critical. |
Compared with SI8662BB-AUR, SI8662BA-AUR trades isolation strength for cost in non-safety zones, while ISO6762-Q1 prioritizes higher voltage rating and TI ecosystem support at the expense of speed and power efficiency - making SI8662BB-AUR optimal for 2.5 kVRMS, high-speed, low-power automotive isolation.
Availability
SI8662BB-AUR is available at Aetrix Electronics and suitable for battery management systems, traction inverters, on-board chargers, and charging station interfaces requiring stable component supply across automotive production lifecycles.
Supply support for SI8662BB-AUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for wireless, automotive, and industrial markets.
The SI866x family was engineered specifically for high-reliability automotive and industrial isolation, delivering RF-based digital isolation with AEC-Q100 qualification, extended temperature operation, and safety certifications required for EV power electronics.
FAQ
What is the isolation rating and safety certification status of SI8662BB-AUR?
SI8662BB-AUR is rated for 2.5 kVRMS isolation and certified to UL 1577, VDE 0884-10, CSA Component Acceptance Notice 5A, and IEC 62368-1 for reinforced insulation. These approvals validate its use in automotive battery systems up to 800 V DC bus voltage, provided creepage and clearance meet end-equipment standards such as ISO 26262.
Does SI8662BB-AUR require external start-up initialization or configuration?
No, SI8662BB-AUR requires no start-up initialization. It begins transmitting valid data within 40 µs of VDD1/VDD2 reaching UVLO threshold (2.16 V). The RF modulation architecture eliminates boot ROM, configuration registers, or clock synchronization overhead - enabling immediate operation after power-on.
How does the fail-safe default output mode function in SI8662BB-AUR?
As a "BB"-suffixed part, SI8662BB-AUR defaults all outputs to logic low when VDD1 is unpowered and VDD2 remains active. This behavior is hardwired during manufacturing and eliminates reliance on external pull-down resistors - a critical safety feature for preventing unintended gate drive activation in traction inverter fault conditions.
What package type and footprint does SI8662BB-AUR use, and is it RoHS-compliant?
SI8662BB-AUR uses a QSOP-16 package (5.3 mm × 10.2 mm, 1.0 mm height) with 0.635 mm lead pitch and 8 mm creepage distance. It is fully RoHS-compliant, qualified to JEDEC J-STD-020 moisture sensitivity level 3, and compatible with standard 260 °C peak reflow profiles.
Can SI8662BB-AUR operate with mismatched supply voltages on VDD1 and VDD2?
Yes, SI8662BB-AUR supports independent 2.5–5.5 V operation on VDD1 and VDD2. For example, VDD1 may be 3.3 V (MCU domain) while VDD2 is 5 V (gate driver domain), with full timing and noise immunity specifications maintained - enabling seamless level translation without external buffers.
SI8662BB-AUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 6
- Inputs - Side 1/Side 2:
- 4/2
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13ns, 13ns
- Pulse Width Distortion (Max):
- 4.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.375V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
SI8662BB-AUR FAQ
1.How can I place an order for SI8662BB-AUR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8662BB-AUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8662BB-AUR reliable?
The price and inventory of SI8662BB-AUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8662BB-AUR is usually 5 days.
3.What payment methods are accepted for SI8662BB-AUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8662BB-AUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8662BB-AUR?
SI8662BB-AUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8662BB-AUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8662BB-AUR?
For technical support, including SI8662BB-AUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8662BB-AUR requirements.
6.How does Aetrix verify that SI8662BB-AUR is sourced from the original manufacturer or authorized distributors?
All SI8662BB-AUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8662BB-AUR meets industry standards.
7.What is the process for return or replacement of SI8662BB-AUR?
All SI8662BB-AUR units undergo pre-shipment inspection (PSI). If there is an issue with SI8662BB-AUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8662BB-AUR part is unused and in its original packaging.
Return procedure for SI8662BB-AUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8662BB-AUR Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
