Skyworks Solutions Inc. SI8662EC-AS1R
- Part No.:
- SI8662EC-AS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI8662EC-AS1R.pdf
- Description:
- AUTOMOTIVE 3.75 KV 4 FORWARD & 2
- Quantity:
- Payment:

- Shipping:

Inventory:2,173
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8662EC-AS1R from Skyworks is a six-channel digital isolator with 4 input channels on VDD1 side and 2 on VDD2 side, supporting up to 150 Mbps data rate, <10 ns propagation delay, and 3.75 kVRMS isolation in a narrow-body SOIC-16 package. It features selectable high-default fail-safe output mode and operates across –40 to 125 °C for industrial and automotive isolated communication interfaces.
For engineers reviewing the SI8662EC-AS1R datasheet, SI8662EC-AS1R pinout, SI8662EC-AS1R application, or SI8662EC-AS1R equivalent, key selection criteria include channel configuration (4:2), fail-safe default-high behavior, 3.75 kVRMS isolation rating, narrow-body SOIC-16 footprint compatibility, and ultra-low power consumption at 100 Mbps (12.8–16.6 mA per side).
Technical Context
The SI8662EC-AS1R implements RF-based on/off keying across a semiconductor isolation barrier, eliminating startup initialization and enabling robust noise immunity without optical degradation. Its dual-supply architecture supports independent 2.5–5.5 V operation on both sides with Schmitt-trigger inputs and undervoltage lockout monitoring per side.
It delivers precise timing with ≤2.5 ns channel-to-channel skew, ≤4.5 ns propagation delay skew, and 5 ns minimum pulse width - critical for synchronous serial interfaces like isolated SPI and RS-485 transceivers. The device meets AEC-Q100 Grade 1 and reinforced insulation standards including VDE 0884-10 and UL 1577 up to 3.75 kVRMS.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels / Direction | 6 total: 4 unidirectional inputs on VDD1 side, 2 unidirectional inputs on VDD2 side - enables asymmetric signal routing in isolated gate drivers or ADC interfaces. |
| Max Data Rate | 150 Mbps - supports high-speed isolated communication in motor control feedback loops and fast ADC sampling systems. |
| Propagation Delay | 5–13 ns (typ. 8 ns) - ensures tight timing alignment for real-time control applications requiring sub-10 ns latency. |
| Isolation Rating | 3.75 kVRMS - certified per UL, CSA, VDE, and CQC for reinforced insulation in industrial power supplies and EV battery management. |
| Supply Voltage Range | 2.5–5.5 V per side - allows interoperability with 3.3 V microcontrollers and 5 V analog front-ends without level-shifting. |
| Fail-Safe Default | High-output during input-side power loss - prevents undefined states in safety-critical enable/disable signals for IGBTs or contactors. |
| Common-Mode Immunity | 50 kV/µs (typ.) - maintains signal integrity in high-noise environments like variable-frequency drives and solar inverters. |
Pinout & Package
Narrow-body SOIC-16 (NB SOIC-16) package, RoHS-compliant, 260 °C peak reflow, 8.0 mm × 3.9 mm body size, 1.27 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Input-side supply | Power for 4-channel transmitter side; must be ≥2.5 V for valid operation and UVLO exit. |
| GND1 | Input-side ground | Reference return for VDD1 and all 4 input channels; requires local 0.1 µF bypass capacitor. |
| IN1–IN4 | Input signals (VDD1 side) | Schmitt-triggered logic inputs accepting 0–VDD1; tolerate ±10 µA leakage and support 500 kHz–150 MHz square waves. |
| VDD2 | Output-side supply | Power for 2-channel receiver side; independent of VDD1, enabling galvanic separation of power domains. |
| GND2 | Output-side ground | Reference return for VDD2 and all 2 output channels; isolated from GND1 by semiconductor barrier. |
| OUT1–OUT2 | Output signals (VDD2 side) | 50 Ω nominal output impedance; drive 15 pF loads with 2.5–4.0 ns rise/fall times; default-high when VDD1 unpowered. |
| NC | No-connect pins | Pins 9, 10, 15, 16 are internally unused - must remain floating or grounded per layout guidelines to avoid coupling noise. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates LED aging and temperature drift; provides stable propagation delay and CMTI over –40 to 125 °C lifetime. |
| Selectably high-default fail-safe mode | Ensures known logic state (high) on OUT1–OUT2 during VDD1 brownout - critical for enabling safety shutdown paths. |
| Ultra-low power at 100 Mbps | 12.8 mA (VDD1) + 16.6 mA (VDD2) typical - reduces thermal load in densely packed isolated power modules. |
| Sub-10 ns timing precision | ≤2.5 ns channel-channel skew and ≤4.5 ns propagation delay skew - enables deterministic multi-channel sampling in isolated ADC systems. |
| AEC-Q100 qualified | Grade 1 (–40 to 125 °C) qualification confirms suitability for automotive on-board chargers and battery management systems. |
Applications
| Motor Control Feedback | Isolated ADC Interface |
|---|---|
Use Scenario: Isolating encoder position signals and current-sense feedback from high-voltage inverter stages in servo drives. IC Role / Device Role / Timing Role: SI8662EC-AS1R transmits 4-channel PWM and 2-channel analog feedback across isolation barrier with <10 ns latency. Use Value: Enables real-time closed-loop control with deterministic timing, preventing torque ripple caused by skew-induced phase errors. |
Use Scenario: Connecting isolated sigma-delta ADC outputs to host MCU in industrial power quality meters. IC Role / Device Role / Timing Role: SI8662EC-AS1R carries 4-bit serial data and 2-bit clock synchronization across isolation boundary. Use Value: Maintains 150 Mbps data throughput and ≤2.5 ns channel skew to preserve ADC sample alignment and SNR. |
| On-Board Charger (OBC) | Industrial PLC I/O Module |
Use Scenario: Isolating DC-link voltage sensing and IGBT gate drive enable signals in bidirectional EV OBCs. IC Role / Device Role / Timing Role: SI8662EC-AS1R delivers fail-safe high-level enable to secondary-side gate driver while relaying primary-side fault flags. Use Value: Prevents unintended IGBT turn-on during input-side power interruption, meeting ISO 26262 ASIL-B requirements. |
Use Scenario: Providing isolated digital input conditioning and output switching in modular PLC backplanes. IC Role / Device Role / Timing Role: SI8662EC-AS1R routes 4 field-input status bits and 2 programmable output control bits across 3.75 kVRMS barrier. Use Value: Supports 2500 VAC working voltage compliance and eliminates external optocoupler BOM cost and board space. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI8662BB-AS1R | Same 4:2 channel count and NB SOIC-16 package, but default-low fail-safe mode instead of default-high. | Requires redesign of safety logic if high-default state is mandatory for system fault response. | Select SI8662BB-AS1R only when downstream circuitry expects low-enable or active-low reset behavior. |
| ADUM6602ARWZ | 6-channel isolator with integrated 500 mW isolated DC-DC converter; wider 10.3 mm SOIC-16WB package; 2.5 kVRMS rating. | Lacks 3.75 kVRMS rating and failsafe configurability; adds power conversion but increases layout complexity. | Choose ADUM6602ARWZ only when isolated power is needed alongside signal isolation and 3.75 kVRMS is not required. |
Compared with SI8662BB-AS1R, SI8662EC-AS1R provides guaranteed high-default output during input-side power loss - essential for fail-safe enable paths. Compared with ADUM6602ARWZ, it offers higher isolation rating and lower EMI sensitivity but requires separate isolated power supplies.
Availability
SI8662EC-AS1R is available at Aetrix Electronics and suitable for industrial automation systems, battery management systems, and isolated switch-mode power supplies requiring stable component supply, long-term lifecycle support, and automotive-grade reliability.
Supply support for SI8662EC-AS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si866x family was designed for high-reliability galvanic isolation in harsh environments - targeting industrial motor control, automotive electrification, and medical power systems where safety certification and long-term parametric stability are mandatory.
FAQ
What is the isolation rating and safety certification status of SI8662EC-AS1R?
The SI8662EC-AS1R is rated for 3.75 kVRMS isolation and certified to UL 1577, CSA Component Acceptance Notice 5A, VDE 0884-10, and CQC GB4943.1 standards. These approvals confirm reinforced insulation capability for use in industrial and automotive end-equipment requiring functional safety compliance.
Does SI8662EC-AS1R require external components for basic operation?
Yes - SI8662EC-AS1R requires a 0.1 µF ceramic bypass capacitor between VDD1 and GND1, and another between VDD2 and GND2, placed as close as possible to the pins. No pull-up/pull-down resistors are needed, as internal fail-safe circuitry sets default-high output states.
How does the fail-safe mode function in SI8662EC-AS1R during power loss?
When VDD1 is unpowered while VDD2 remains active, SI8662EC-AS1R forces OUT1 and OUT2 to logic high due to internal pull-ups. This behavior is fixed by part number - "EC" denotes default-high, whereas "BB" variants default low. No configuration pins or registers control this mode.
What is the maximum operating temperature range for SI8662EC-AS1R?
The SI8662EC-AS1R operates across –40 to 125 °C ambient temperature, validated per AEC-Q100 Grade 1 requirements. Junction temperature may reach 150 °C under full load; derating guidance is provided in the datasheet's thermal characteristics section.
Can SI8662EC-AS1R interface directly with 3.3 V and 5 V logic families?
Yes - SI8662EC-AS1R supports 2.5–5.5 V on both VDD1 and VDD2 sides independently. Its VIH/VIL thresholds (2.0 V/0.8 V min/max) and VOH/VOL levels (VDD–0.4 V/0.4 V max) ensure reliable interfacing with standard 3.3 V and 5 V CMOS/TTL logic without level shifters.
SI8662EC-AS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 6
- Inputs - Side 1/Side 2:
- 4/2
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13ns, 13ns
- Pulse Width Distortion (Max):
- 4.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.375V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI8662EC-AS1R FAQ
1.How can I place an order for SI8662EC-AS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8662EC-AS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8662EC-AS1R reliable?
The price and inventory of SI8662EC-AS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8662EC-AS1R is usually 5 days.
3.What payment methods are accepted for SI8662EC-AS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8662EC-AS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8662EC-AS1R?
SI8662EC-AS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8662EC-AS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8662EC-AS1R?
For technical support, including SI8662EC-AS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8662EC-AS1R requirements.
6.How does Aetrix verify that SI8662EC-AS1R is sourced from the original manufacturer or authorized distributors?
All SI8662EC-AS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8662EC-AS1R meets industry standards.
7.What is the process for return or replacement of SI8662EC-AS1R?
All SI8662EC-AS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI8662EC-AS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8662EC-AS1R part is unused and in its original packaging.
Return procedure for SI8662EC-AS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8662EC-AS1R Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
