Skyworks Solutions Inc. SI86S602AC-IS
- Part No.:
- SI86S602AC-IS
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI86S602AC-IS.pdf
- Description:
- 3.75 KVRMS, I2C ISOLATOR, 1 BI-
- Quantity:
- Payment:

- Shipping:

Inventory:3,260
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S602AC-IS from Skyworks Solutions is a bidirectional I²C isolator with one unidirectional non-I²C channel, designed for galvanic isolation of SMBus and I²C interfaces in high-reliability systems. It supports 1.7 MHz I²C clock rates, delivers 35 mA sink capability on open-drain SDA/SCL channels, and provides 3.75 kVRMS isolation in an SOIC-8 narrow-body package - enabling safe communication between isolated power domains in battery management and motor control applications.
For engineers reviewing the SI86S602AC-IS datasheet, SI86S602AC-IS pinout, SI86S602AC-IS application, or SI86S602AC-IS equivalent, this device addresses critical I²C bus isolation challenges including latch-up prevention, hot-swap compatibility, and robust operation across –40°C to +125°C while maintaining low power (2.5–3.8 mA at 1.7 MHz) and short propagation delays (≤44 ns).
Technical Context
The SI86S602AC-IS implements RF-based galvanic isolation with proprietary Skyworks semiconductor barrier technology, eliminating optical coupling limitations. Its anti-latch architecture ensures stable bidirectional SDA/SCL operation without external circuitry by enforcing ΔVSDA/ΔVSCL ≥ 50 mV between Side A output low (typ. 540 mV) and input threshold (typ. 410 mV).
Side A handles bidirectional I²C signaling with open-drain outputs; Side B provides unidirectional digital isolation for auxiliary signals like RESET or INT. Both sides feature independent undervoltage lockout (UVLO), 3.0–5.5 V supply range, and hot-swap protection against data corruption during live insertion into powered systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| I²C Bus Speed | Up to 1.7 MHz - enables full-speed I²C communication without timing bottlenecks in real-time power monitoring. |
| Isolation Rating | 3.75 kVRMS - meets reinforced insulation requirements per IEC 60950-1 and UL 1577 for industrial safety compliance. |
| Output Sink Current | 35 mA - drives standard I²C pull-up networks (e.g., 1.4 kΩ @ 3.3 V) without external buffers. |
| Supply Voltage Range | 3.0–5.5 V - interoperates with both 3.3 V and 5 V logic domains on either side of isolation barrier. |
| Operating Temperature | –40°C to +125°C - qualified for under-hood automotive and industrial environments per AEC-Q100. |
| Propagation Delay | ≤44 ns (Side A→B, 5 V) - preserves I²C timing margins even at maximum clock rate. |
| Power Consumption | 2.5–3.8 mA per side at 1.7 MHz - reduces thermal load in space-constrained isolated power supplies. |
Pinout & Package
SI86S602AC-IS is housed in an 8-pin narrow-body SOIC package (5.3 mm × 4.0 mm, 1.27 mm pitch) with creepage/clearance > 5.5 mm, compliant with RoHS and JEDEC reflow standards (260 °C peak).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (AVDD) | Side A Power Supply | 3.0–5.5 V supply for bidirectional I²C interface; requires 0.1 µF bypass capacitor to AGND. |
| 2 (ASDA) | Side A Bidirectional SDA | Open-drain I²C data line with 35 mA sink; connects to master/slave SDA via pull-up resistor. |
| 3 (ASCL) | Side A Bidirectional SCL | Open-drain I²C clock line with 35 mA sink; supports clock stretching and hot-swap arbitration. |
| 4 (AGND) | Side A Ground Reference | Return path for AVDD; must be isolated from BGND by ≥5.5 mm PCB spacing. |
| 5 (BGND) | Side B Ground Reference | Return path for BVDD; forms galvanic barrier with AGND; no electrical continuity permitted. |
| 6 (BSCL) | Side B Unidirectional SCL | CMOS-output-only channel for auxiliary signal (e.g., interrupt or reset); not bidirectional. |
| 7 (BSDA) | Side B Bidirectional SDA | Open-drain I²C data line mirroring ASCL/ASDA behavior; completes isolated I²C link. |
| 8 (BVDD) | Side B Power Supply | 3.0–5.5 V supply for isolated domain; independent UVLO prevents metastable states during power sequencing. |
Key Features
| Feature | Design Value |
|---|---|
| Anti-latch bidirectional I²C channels | Guarantees stable bus operation without external feedback suppression circuits by enforcing ≥50 mV margin between VOL and VIL on Side A. |
| Hot-swap protection | Prevents data corruption when SI86S602AC-IS is inserted into a live system via internal power-fail detection and output Hi-Z state during UVLO. |
| Independent dual-supply UVLO | Each side (A/B) monitors its own VDD; allows asymmetric power sequencing and avoids false resets during brown-out conditions. |
| Reinforced insulation certification | UL 1577, CSA 5A, VDE 0884-10 (Si863xxT variants), and IEC 60950-1 compliance ensures end-equipment safety certification readiness. |
| Automotive-grade qualification | AEC-Q100 Grade 1 qualification, AIAG-compliant PPAP documentation, and IMDS/CAMDS support enable use in OBCs and BMS. |
Applications
| Battery Management Systems | Motor Control Systems |
|---|---|
|
Use Scenario: Isolating I²C communication between MCU and cell monitor ICs in high-voltage EV battery packs. IC Role / Device Role / Timing Role: SI86S602AC-IS acts as a galvanically isolated I²C repeater, preventing ground-loop currents while preserving clock stretching for accurate voltage/temperature sampling. Use Value: Enables safe, noise-immune telemetry at up to 1.7 MHz across 3.75 kVRMS barrier - critical for ASIL-B functional safety compliance. |
Use Scenario: Isolating encoder feedback and fault signaling between motor driver ICs and host controller in servo drives. IC Role / Device Role / Timing Role: SI86S602AC-IS isolates bidirectional I²C configuration writes and unidirectional FAULT/INT asserts from high-noise power stages. Use Value: Eliminates latch-up risk during PWM switching transients while supporting <44 ns propagation delay for real-time current loop updates. |
| Power over Ethernet (PoE) | Industrial PLC I/O Modules |
|
Use Scenario: Galvanic isolation of I²C management interface between PoE PSE controller and powered device (PD) microcontroller. IC Role / Device Role / Timing Role: SI86S602AC-IS bridges isolated domains while handling I²C clock stretching required for PD classification and power negotiation. Use Value: Meets IEEE 802.3af/at safety requirements with 3.75 kVRMS rating and –40°C to +125°C operation in compact SOIC-8 footprint. |
Use Scenario: Isolating sensor calibration data exchange and watchdog signaling between field-side analog front-end and controller-side FPGA. IC Role / Device Role / Timing Role: SI86S602AC-IS provides dual-role isolation: bidirectional I²C for EEPROM reads/writes and unidirectional INT for fault reporting. Use Value: Reduces bill-of-materials by replacing two discrete isolators; maintains 10 Mbps non-I²C channel speed for fast status updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I²C isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM1250ARZ | 2-channel, 1 Mbps max I²C speed; 2.5 kVRMS isolation; CMOS input/output (no open-drain) | Lacks native open-drain I²C drivers - requires external pull-ups and level-shifting for legacy I²C buses | Choose ADUM1250ARZ only if system operates ≤1 MHz and uses active-pull I²C topology. |
| ISO1540DR | 2-channel, 1 MHz max I²C speed; 2.5 kVRMS isolation; integrated anti-latch but no auxiliary channel | No unidirectional non-I²C channel - cannot replace SI86S602AC-IS's BSCL functionality without adding discrete logic | Select ISO1540DR only for pure I²C isolation where auxiliary signal routing is handled separately. |
Compared with ADUM1250ARZ and ISO1540DR, SI86S602AC-IS uniquely combines 1.7 MHz I²C support, 35 mA open-drain drive, 3.75 kVRMS isolation, and a dedicated unidirectional channel - making it the only drop-in solution for automotive BMS and industrial PoE designs requiring all four capabilities simultaneously.
Availability
SI86S602AC-IS is available at Aetrix Electronics and suitable for battery management systems, motor control systems, Power over Ethernet (PoE) infrastructure, and industrial PLC I/O modules requiring stable component supply across extended temperature and safety-critical operating conditions.
Supply support for SI86S602AC-IS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, timing, and isolation technologies for high-performance wireless and wired infrastructure.
The SI860x family - including SI86S602AC-IS - was engineered specifically for robust, low-latency galvanic isolation of I²C/SMBus interfaces in automotive, industrial, and computing applications demanding AEC-Q100 qualification and reinforced safety certification.
FAQ
What is the maximum I²C clock frequency supported by SI86S602AC-IS?
The SI86S602AC-IS supports I²C bus speeds up to 1.7 MHz, verified across the full –40°C to +125°C operating range and 3.0–5.5 V supply. This enables full-speed communication with modern sensors and power management ICs without timing degradation or added latency - a key advantage over alternatives limited to 1 MHz.
Does SI86S602AC-IS require external components for basic I²C isolation?
No. SI86S602AC-IS integrates anti-latch circuitry and open-drain drivers, requiring only standard I²C pull-up resistors (e.g., 1.4 kΩ on 3.3 V side). Unlike optocoupler-based solutions, it needs no external logic, level shifters, or feedback suppression networks - reducing PCB area and design complexity.
How does SI86S602AC-IS handle power loss on one side of the isolation barrier?
When AVDD or BVDD drops below UVLO thresholds, SI86S602AC-IS places affected outputs in Hi-Z state while maintaining isolation integrity. Side A I²C lines go Hi-Z if BVDD fails; Side B non-I²C outputs retain last valid state briefly before settling - preventing bus contention and ensuring graceful fail-safe behavior during asymmetric power faults.
Is SI86S602AC-IS certified for automotive applications?
Yes. SI86S602AC-IS carries AEC-Q100 Grade 1 qualification, AIAG-compliant PPAP documentation, and IMDS/CAMDS listings. Its "-A" suffix denotes automotive-grade manufacturing flow, including zero-defect methodology and statistical process controls - making it suitable for on-board chargers and battery electric vehicle systems.
What safety certifications apply to SI86S602AC-IS?
SI86S602AC-IS is UL 1577 recognized (3.75 kVRMS), CSA Component Notice 5A approved, and certified to IEC 60950-1 reinforced insulation standards. It also meets IEC 61010-1 and GB4943.1 for industrial test equipment and medical auxiliary systems requiring high-voltage isolation integrity.
SI86S602AC-IS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si86S60x
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 2
- Inputs - Side 1/Side 2:
- 2/1
- Channel Type:
- Bidirectional, Unidirectional
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 100kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 15ns, 15ns
- Pulse Width Distortion (Max):
- 3ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 3V ~ 5.5V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
SI86S602AC-IS FAQ
1.How can I place an order for SI86S602AC-IS through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S602AC-IS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S602AC-IS reliable?
The price and inventory of SI86S602AC-IS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S602AC-IS is usually 5 days.
3.What payment methods are accepted for SI86S602AC-IS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S602AC-IS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S602AC-IS?
SI86S602AC-IS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S602AC-IS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S602AC-IS?
For technical support, including SI86S602AC-IS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S602AC-IS requirements.
6.How does Aetrix verify that SI86S602AC-IS is sourced from the original manufacturer or authorized distributors?
All SI86S602AC-IS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S602AC-IS meets industry standards.
7.What is the process for return or replacement of SI86S602AC-IS?
All SI86S602AC-IS units undergo pre-shipment inspection (PSI). If there is an issue with SI86S602AC-IS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S602AC-IS part is unused and in its original packaging.
Return procedure for SI86S602AC-IS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S602AC-IS Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
