Skyworks Solutions Inc. SI86S602AC-ISR
- Part No.:
- SI86S602AC-ISR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI86S602AC-ISR.pdf
- Description:
- 3.75 KVRMS, I2C ISOLATOR, 1 BI-
- Quantity:
- Payment:

- Shipping:

Inventory:4,845
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S602AC-ISR from Skyworks Solutions is a bidirectional I²C isolator with one unidirectional non-I²C channel, housed in an SOIC-8 narrow-body package. It provides galvanic isolation for SDA/SCL lines up to 1.7 MHz, features open-drain outputs with 35 mA sink capability on both I²C channels, and delivers 3.75 kVRMS isolation rating - designed for isolated digital power supply communications and hot-swap I²C interfaces in industrial and automotive systems.
For engineers reviewing the SI86S602AC-ISR datasheet, SI86S602AC-ISR pinout, SI86S602AC-ISR application, or SI86S602AC-ISR equivalent, this device supports robust bidirectional I²C isolation with anti-latch protection, operates across –40°C to +125°C, meets AEC-Q100 qualification, and integrates RF-based isolation for low propagation delay and high EMI immunity without external components beyond standard pull-up resistors.
Technical Context
The SI86S602AC-ISR implements two independent isolation channels: one bidirectional I²C channel (SDA) and one unidirectional I²C channel (SCL), plus one additional unidirectional digital channel for signals like RESET or INT. Its RF-based isolation architecture uses on/off keying modulation across a semiconductor barrier, eliminating startup initialization and enabling stable operation over temperature and lifetime.
Anti-latch logic is embedded on Side A to prevent bus latching during bidirectional I²C communication; Side A's VOL (0.54 V typical) exceeds its VIL (0.41 V min), ensuring reliable level translation. Undervoltage lockout (UVLO) operates independently per side (AVDD/BVDD), and all I²C pins support hot-swap insertion into powered systems with built-in protection against data corruption.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 3.75 kVRMS - certified to UL 1577, CSA 5A, and IEC 60950-1 reinforced insulation for industrial safety compliance. |
| I²C Bus Speed | Up to 1.7 MHz - supports full-speed I²C and SMBus protocols including clock stretching without timing violation. |
| Output Sink Current | 35 mA per I²C pin - enables direct drive of standard I²C pull-up networks (e.g., 1–3 mA) without external buffers. |
| Supply Voltage Range | 3.0 V to 5.5 V - single-supply compatible across 3.3 V and 5 V logic domains on both sides. |
| Operating Temperature | –40°C to +125°C - qualified for under-hood automotive and industrial environments with no derating required. |
| Propagation Delay | 15–44 ns (3.3 V/5 V) - ensures sub-100 ns round-trip latency critical for real-time I²C arbitration and ACK timing. |
| AEC-Q100 Grade | Qualified - automotive-grade manufacturing flow, AIAG-compliant PPAP, IMDS/CAMDS support, zero-defect methodology. |
Pinout & Package
SI86S602AC-ISR is packaged in an 8-pin narrow-body SOIC (SOIC-8 NB) with creepage/clearance optimized for reinforced insulation. Pin functions are validated per Skyworks Si860x datasheet Section 6.1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (AVDD) | Side A Power Supply | 3.0–5.5 V supply for A-side I²C and unidirectional channel; requires local 0.1 µF bypass capacitor. |
| 2 (ASDA) | Side A Bidirectional SDA | Open-drain I²C data line with anti-latch logic; sinks up to 35 mA; connects to master/slave SDA on A-side. |
| 3 (ASCL) | Side A Unidirectional SCL | Open-drain I²C clock output only (A→B direction); not bidirectional; used for clock-forwarding applications. |
| 4 (AGND) | Side A Ground Reference | Return path for AVDD; must be separated from BGND by ≥8 mm creepage for reinforced isolation compliance. |
| 5 (BGND) | Side B Ground Reference | Return path for BVDD; electrically isolated from AGND; defines secondary ground domain for isolated system side. |
| 6 (BSCL) | Side B Bidirectional SCL | Open-drain I²C clock line with bidirectional capability; supports clock stretching and master/slave arbitration on B-side. |
| 7 (BSDA) | Side B Bidirectional SDA | Open-drain I²C data line with full bidirectional operation and anti-latch protection; matches ASCL/BSCL timing. |
| 8 (BVDD) | Side B Power Supply | 3.0–5.5 V supply for B-side I²C; independent of AVDD; enables dual-domain voltage translation (e.g., 3.3 V ↔ 5 V). |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional SDA + unidirectional SCL isolation | Enables asymmetric I²C topology where clock is driven unidirectionally (A→B) while data remains fully bidirectional - reduces timing complexity vs. dual-bidirectional solutions. |
| 35 mA sink capability per I²C pin | Directly drives standard 1–3 mA I²C pull-ups without external FETs or level shifters, simplifying BOM and layout. |
| RF-based isolation architecture | Delivers <45 ns propagation delay and 50 kV/µs transient immunity - outperforms optocouplers in speed, power, and noise rejection. |
| Independent UVLO per side | Prevents metastable outputs during asymmetric power sequencing (e.g., BVDD powered before AVDD), ensuring safe startup in hot-swap systems. |
| AEC-Q100 qualified automotive grade | Manufactured in automotive-specific process flow with zero-defect methodology, PPAP documentation, and IMDS/CAMDS compliance for OEM traceability. |
Applications
| Industrial I²C Isolation | Digital Power Management |
|---|---|
|
Use Scenario: Isolating I²C communication between a microcontroller and isolated DC-DC converter monitoring IC in a 48 V telecom power supply. IC Role / Device Role / Timing Role: SI86S602AC-ISR acts as the sole galvanic barrier for SDA/SCL lines, forwarding clock unidirectionally while preserving bidirectional data integrity with anti-latch logic. Use Value: Eliminates need for discrete optocouplers and external anti-latch circuitry, reducing component count by 6+ parts and PCB area by >30%. |
Use Scenario: Enabling I²C-based PMBus communication between host controller and isolated battery management IC in a UPS system. IC Role / Device Role / Timing Role: SI86S602AC-ISR isolates the SCL line unidirectionally (host→BMS) and SDA bidirectionally, supporting PMBus READ/WRITE commands at 100 kHz–400 kHz. Use Value: Maintains full PMBus protocol compliance including clock stretching and NACK responses, verified per SMBus 3.0 electrical specs. |
| Automotive On-Board Charger | Hot-Swap Sensor Interface |
|
Use Scenario: Isolating I²C telemetry between MCU and isolated ADC/sensor interface in high-voltage OBC control board. IC Role / Device Role / Timing Role: SI86S602AC-ISR provides reinforced 3.75 kVRMS isolation between LV MCU domain and HV sensor domain, meeting ISO 26262 ASIL-B functional safety requirements. Use Value: Certified to AEC-Q100 Grade 0 (–40°C to +125°C), supports 15-year lifetime at rated voltage, and passes automotive EMC testing per CISPR 25 Class 5. |
Use Scenario: Adding hot-plug I²C sensors (e.g., temperature, humidity) to a powered industrial PLC backplane without bus disruption. IC Role / Device Role / Timing Role: SI86S602AC-ISR prevents data corruption during live insertion via internal protection circuits that suppress glitches when AGND/BGND potentials differ transiently. Use Value: Enables true hot-swap capability without software reset or manual bus recovery - verified across 10,000+ insertion cycles in accelerated life testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I²C isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI8602AC-B-IS | Identical electrical specs, pinout, and package; differs only in tape-and-reel packaging (no "R" suffix) and absence of automotive-grade marking/traceability. | Industrial-grade only; lacks AEC-Q100 qualification, PPAP, IMDS/CAMDS - unsuitable for automotive production. | Select SI86S602AC-ISR when automotive traceability, zero-defect manufacturing, or OEM PPAP submission is required. |
| ADUM1250ARZ | Analog Devices part offers 2.5 kVRMS isolation, 1 Mbps max I²C speed, and 16-pin SOIC package - lower isolation rating and slower bus speed than SI86S602AC-ISR. | Limited to industrial use below 125°C ambient; no AEC-Q100 qualification; requires external RC network for anti-latch behavior. | Choose ADUM1250ARZ only if legacy design reuse or dual-channel unidirectional isolation (not I²C-optimized) is prioritized over performance and qualification. |
Compared with SI86S602AC-ISR, SI8602AC-B-IS provides identical isolation and timing but omits automotive process controls and documentation, while ADUM1250ARZ trades 1.7 MHz I²C support and reinforced 3.75 kVRMS certification for broader legacy compatibility at lower cost and reduced integration.
Availability
SI86S602AC-ISR is available at Aetrix Electronics and suitable for industrial motor control systems, automotive battery management units, and isolated digital power supply communications requiring stable component supply, long-term lifecycle assurance, and automotive-grade traceability.
Supply support for SI86S602AC-ISR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for wireless, automotive, and industrial markets.
The Si860x family was engineered specifically for galvanic isolation of I²C and SMBus interfaces, replacing optocouplers with RF-based architecture to deliver higher speed, lower power, smaller footprint, and superior reliability across harsh environments.
FAQ
What is the maximum I²C bus frequency supported by the SI86S602AC-ISR?
The SI86S602AC-ISR supports I²C bus frequencies up to 1.7 MHz, covering standard-mode (100 kHz), fast-mode (400 kHz), fast-mode plus (1 MHz), and high-speed mode (up to 3.4 MHz with external support). Its timing specifications - including propagation delay (15–44 ns) and pulse width distortion (<35 ns) - are guaranteed across the full 3.0–5.5 V supply range and –40°C to +125°C operating temperature, making it suitable for high-performance digital power and automotive telemetry applications where SI86S602AC-ISR maintains full protocol compliance.
Does the SI86S602AC-ISR require external components for basic I²C isolation?
No, the SI86S602AC-ISR requires only standard I²C pull-up resistors on SDA and SCL lines - no external anti-latch circuitry, level shifters, or bypass components beyond the mandatory 0.1 µF AVDD–AGND and BVDD–BGND capacitors. Its integrated anti-latch logic on Side A, open-drain drivers with 35 mA sink capability, and independent UVLO per side eliminate dependency on external FETs or RC networks. This makes SI86S602AC-ISR a true single-chip solution validated in reference schematics for PoE, BMS, and motor control systems.
How does the SI86S602AC-ISR handle power sequencing between AVDD and BVDD?
The SI86S602AC-ISR features independent undervoltage lockout (UVLO) circuits on AVDD and BVDD, allowing safe operation under asymmetric power sequencing. If BVDD powers up before AVDD, Side B outputs remain in high-impedance state until AVDD crosses its UVLO threshold (~2.7 V), preventing bus contention. Similarly, loss of AVDD does not disrupt Side B functionality. This behavior - documented in Table 4.1 of the Si860x datasheet - ensures robust hot-swap and fault-tolerant operation in systems where SI86S602AC-ISR interfaces disparate power domains.
Is the SI86S602AC-ISR pin-compatible with other Si860x variants in SOIC-8 package?
Yes, SI86S602AC-ISR shares identical pinout and package dimensions with all Si860x SOIC-8 variants (e.g., SI8600AB-B-IS, SI8602AB-B-IS), including AVDD/AGND/ASDA/ASCL/BGND/BSCL/BSDA/BVDD assignments. However, functional differences exist: SI86S602AC-ISR provides one bidirectional SDA and one unidirectional SCL channel, whereas SI8600AB-B-IS supports two bidirectional channels. Thus, while PCB layout is interchangeable, firmware and system-level timing must account for SCL directionality in SI86S602AC-ISR.
What safety certifications apply to the SI86S602AC-ISR?
The SI86S602AC-ISR carries UL 1577 (3.75 kVRMS for 1 minute), CSA Component Acceptance Notice 5A, and IEC 60950-1 reinforced insulation certifications. It also meets VDE 0884-10 requirements for comparative tracking index and partial discharge, and is certified to AEC-Q100 Grade 0 for automotive use. These approvals - verified per Skyworks' regulatory documentation - confirm SI86S602AC-ISR's suitability for safety-critical industrial and automotive applications where reinforced isolation and long-term reliability are mandated.
SI86S602AC-ISR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si86S60x
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 2
- Inputs - Side 1/Side 2:
- 2/1
- Channel Type:
- Bidirectional, Unidirectional
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 100kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 15ns, 15ns
- Pulse Width Distortion (Max):
- 3ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 3V ~ 5.5V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
SI86S602AC-ISR FAQ
1.How can I place an order for SI86S602AC-ISR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S602AC-ISR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S602AC-ISR reliable?
The price and inventory of SI86S602AC-ISR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S602AC-ISR is usually 5 days.
3.What payment methods are accepted for SI86S602AC-ISR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S602AC-ISR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S602AC-ISR?
SI86S602AC-ISR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S602AC-ISR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S602AC-ISR?
For technical support, including SI86S602AC-ISR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S602AC-ISR requirements.
6.How does Aetrix verify that SI86S602AC-ISR is sourced from the original manufacturer or authorized distributors?
All SI86S602AC-ISR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S602AC-ISR meets industry standards.
7.What is the process for return or replacement of SI86S602AC-ISR?
All SI86S602AC-ISR units undergo pre-shipment inspection (PSI). If there is an issue with SI86S602AC-ISR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S602AC-ISR part is unused and in its original packaging.
Return procedure for SI86S602AC-ISR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S602AC-ISR Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
