Skyworks Solutions Inc. SI86S620BE-AS4R
- Part No.:
- SI86S620BE-AS4R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 8-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI86S620BE-AS4R.pdf
- Description:
- 6.0 KVRMS ISOLATOR, 2 UNIDIRECTI
- Quantity:
- Payment:

- Shipping:

Inventory:3,157
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S620BE-AS4R from Skyworks Solutions is a dual-channel, high-speed digital isolator with reinforced 6000 VRMS isolation, 150 Mbps data rate, and AEC-Q100 qualification for automotive systems. It features Schmitt-trigger inputs, selectable fail-safe output (default low), and operates across 2.25–5.5 V supply rails. Used in battery management systems and traction inverters where galvanic separation and noise immunity are critical.
For engineers reviewing the SI86S620BE-AS4R datasheet, SI86S620BE-AS4R pinout, SI86S620BE-AS4R application, or SI86S620BE-AS4R equivalent, this page delivers verified electrical specs, isolation barrier behavior, fail-safe mode configuration, and automotive-grade safety certification details required for functional safety-compliant designs.
Technical Context
The SI86S620BE-AS4R implements RF-based on/off keying across a semiconductor isolation barrier-no start-up initialization required. Its dual-channel architecture supports independent side-A and side-B power domains (VDD1/GND1 and VDD2/GND2), each with undervoltage lockout (UVLO+ = 2.18 V, UVLO– = 2.05 V) and reset thresholds (RSTB+ ≈ 1.7 V).
It integrates input deglitch filters (36 ns), achieves 10 ns typical propagation delay, and delivers 100 kV/µs common-mode transient immunity (CMTI). The device uses CMOS thresholds with 0.15×VDD input hysteresis and supports fail-safe operation via ordering option (default low output during input-side power loss).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | 150 Mbps - enables high-bandwidth serial communication (e.g., SPI, CAN FD isolation) without timing bottlenecks. |
| Propagation delay | 5–14 ns (typ. 10 ns) - ensures tight timing alignment in motor control gate drivers and ADC sampling clocks. |
| Isolation rating | 6000 VRMS (1 min) - meets reinforced insulation requirements per UL 1577 and IEC 60747-17 for 1500 VRMS working voltage. |
| Supply voltage | 2.25–5.5 V - supports direct interface with 3.3 V and 5 V logic domains without level-shifting circuitry. |
| Operating temperature | –40 to +125 °C - qualified for under-hood automotive applications including onboard chargers and BMS. |
| CMTI | 100 kV/µs - rejects fast transients in high-noise environments like power inverters and motor drives. |
| Fail-safe mode | Default low output - ensures safe shutdown state when side-A supply fails, critical for fault-tolerant control loops. |
Pinout & Package
SI86S620BE-AS4R is housed in an NB SOIC-8 package (3.9 mm creepage/clearance) with 8-pin layout optimized for reinforced isolation. Pin 1 (VDD1) and pin 8 (VDD2) are isolated power supplies; pins 2–3 (A1–A2) and 6–7 (B1–B2) are bidirectional data channels; pin 4 (NC) must remain unconnected; pins 5 (GND2) and 1 (GND1) serve as isolated ground references.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Side-A power supply | Provides bias for input-side transmitter; requires 0.1 µF + 10 µF bypass capacitors near pin. |
| GND1 | Side-A ground reference | Return path for VDD1; must be physically separated from GND2 by ≥3.9 mm creepage. |
| A1, A2 | Side-A digital I/O | Accepts Schmitt-trigger inputs with 0.15×VDD hysteresis; compatible with 3.3 V/5 V logic. |
| NC | No-connect terminal | Internally unused; must be left floating-no PCB trace or solder connection permitted. |
| GND2 | Side-B ground reference | Return path for VDD2; forms isolated domain with VDD2 and B1/B2 outputs. |
| B1, B2 | Side-B digital I/O | CMOS outputs with ~50 Ω impedance; drive 15 pF loads directly; support fail-safe default-low state. |
| VDD2 | Side-B power supply | Biases output-side receiver; independent of VDD1-enables asymmetric supply configurations. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates optical degradation and startup delays-guarantees deterministic operation from first power-on. |
| Selectably fail-safe output | Ordering code "BE" specifies default-low behavior, ensuring controlled deactivation during side-A brownout. |
| Input deglitch filter (36 ns) | Rejects sub-36 ns noise pulses-prevents false triggering in EMI-heavy industrial motor control environments. |
| AEC-Q100 Grade 1 qualification | Validated for automotive use up to +125 °C ambient-supports PPAP documentation and IMDS/CAMDS compliance. |
| Reinforced insulation certification | UL 1577 (6000 VRMS), VDE 60747-17, CSA 62368-1, CQC GB4943.1-enables single-component safety approval in end equipment. |
Applications
| Battery Management System (BMS) | Traction Inverter Control |
|---|---|
|
Use Scenario: Isolating cell voltage monitoring ADC signals and MCU command lines between high-voltage battery pack and low-voltage controller. IC Role / Device Role / Timing Role: Dual-channel isolator bridging analog front-end and microcontroller domains while maintaining ±1500 V common-mode rejection. Use Value: Enables accurate 16-bit ADC sampling at 1 MHz without ground-loop distortion, meeting ISO 26262 ASIL-B timing constraints. |
Use Scenario: Transmitting PWM gate-drive signals from inverter MCU to isolated gate drivers in 800 V EV power stacks. IC Role / Device Role / Timing Role: High-speed, low-skew isolator delivering synchronized switching commands across 6000 VRMS barrier with <3 ns channel-to-channel skew. Use Value: Prevents shoot-through faults by guaranteeing matched propagation delay (<4.5 ns PWD) between complementary half-bridge control paths. |
| Onboard Charger (OBC) | Industrial PLC I/O Module |
|
Use Scenario: Isolating CAN FD communication and AC line sensing in bi-directional OBCs operating at 11 kW. IC Role / Device Role / Timing Role: Dual-channel isolator handling both high-speed CAN FD bus (up to 5 Mbps) and zero-cross detection signals. Use Value: Supports 150 Mbps data rate margin for future protocol upgrades while maintaining 100 kV/µs CMTI against 50 kHz switching noise. |
Use Scenario: Providing galvanic isolation for digital input/output channels in modular PLC backplanes exposed to 48 V DC field wiring. IC Role / Device Role / Timing Role: Dual-channel isolator interfacing 24 V sensor inputs and 24 V actuator outputs to 3.3 V FPGA logic. Use Value: Eliminates external level shifters and optocoupler bias networks-reduces BOM count by 4 components per channel. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM121N0BRZ-RL7 | 5000 VRMS isolation, 150 Mbps, default-high fail-safe, SOIC-8 (3.9 mm clearance) | Lacks AEC-Q100 qualification; not certified to IEC 60747-17 reinforced insulation | Use only in non-automotive industrial applications where 5000 VRMS suffices and default-high behavior aligns with system logic. |
| ISO7721FDWR | 5000 VRMS, 100 Mbps, default-low fail-safe, SOIC-16 (8.0 mm clearance), 2.25–5.5 V | Lower data rate limits CAN FD and high-speed SPI; wider SOIC-16 footprint increases PCB area | Prefer when higher creepage (>6 mm) is mandated by end-equipment standards, and 100 Mbps meets bandwidth needs. |
Compared with ADUM121N0BRZ-RL7 and ISO7721FDWR, SI86S620BE-AS4R uniquely combines 6000 VRMS reinforced isolation, AEC-Q100 Grade 1 qualification, and default-low fail-safe in an NB SOIC-8 package-making it the only option qualified for ASIL-B automotive subsystems requiring full 150 Mbps throughput and 100 kV/µs CMTI.
Availability
SI86S620BE-AS4R is available at Aetrix Electronics and suitable for battery management systems, traction inverters, onboard chargers, and industrial PLC I/O modules requiring stable component supply, automotive-grade reliability, and reinforced safety certification.
Supply support for SI86S620BE-AS4R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si86S6xx family was designed specifically for high-reliability automotive and industrial isolation applications-emphasizing AEC-Q100 qualification, reinforced safety certifications, and RF-based noise immunity over legacy optocouplers.
FAQ
What is the isolation voltage rating of SI86S620BE-AS4R and which safety standards does it meet?
SI86S620BE-AS4R is rated for 6000 VRMS isolation per UL 1577 (1 minute), with reinforced insulation certification to VDE 60747-17, CSA 62368-1, and CQC GB4943.1. It supports 1500 VRMS working voltage and 2121 Vpeak repetitive voltage in SSO-8/NB SOIC-8 packages-validated for automotive and medical end-equipment safety approvals.
Does SI86S620BE-AS4R require external start-up initialization or configuration?
No-SI86S620BE-AS4R requires no start-up initialization. It begins transmitting valid data within 300 µs of power application due to its RF-based modulation architecture. UVLO and reset circuits operate autonomously, and the default-low fail-safe state is hardwired per ordering code "BE", eliminating firmware dependencies.
How does the fail-safe mode function in SI86S620BE-AS4R during input-side power loss?
In SI86S620BE-AS4R, the "BE" suffix denotes default-low fail-safe mode. When VDD1 drops below UVLO– (2.05 V), outputs B1 and B2 transition to logic low within 12 ns (tSD), regardless of input state. This ensures safe shutdown of downstream gate drivers or control logic during side-A brownout events.
What is the maximum data rate supported by SI86S620BE-AS4R and what timing parameters enable it?
SI86S620BE-AS4R supports up to 150 Mbps data rate, enabled by 5–14 ns propagation delay (typ. 10 ns), ≤4.5 ns pulse width distortion, and 350 ps peak eye diagram jitter. These values are guaranteed across –40 to +125 °C and 2.25–5.5 V supply range, making it suitable for high-speed SPI, RS-485, and CAN FD isolation.
Can SI86S620BE-AS4R operate with mismatched supply voltages on side-A and side-B?
Yes-SI86S620BE-AS4R supports independent VDD1 and VDD2 supplies ranging from 2.25 V to 5.5 V each. Side-A and side-B can operate at different voltages (e.g., 3.3 V on side-A, 5 V on side-B) without performance degradation, enabling seamless interface between mixed-voltage subsystems in automotive ECUs and industrial controllers.
SI86S620BE-AS4R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si86S62x
- Package/Case:
- 8-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 2
- Inputs - Side 1/Side 2:
- 2/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 6000Vrms
- Common Mode Transient Immunity (Min):
- 100kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13.5ns, 13.5ns
- Pulse Width Distortion (Max):
- 2.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SSO
SI86S620BE-AS4R FAQ
1.How can I place an order for SI86S620BE-AS4R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S620BE-AS4R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S620BE-AS4R reliable?
The price and inventory of SI86S620BE-AS4R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S620BE-AS4R is usually 5 days.
3.What payment methods are accepted for SI86S620BE-AS4R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S620BE-AS4R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S620BE-AS4R?
SI86S620BE-AS4R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S620BE-AS4R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S620BE-AS4R?
For technical support, including SI86S620BE-AS4R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S620BE-AS4R requirements.
6.How does Aetrix verify that SI86S620BE-AS4R is sourced from the original manufacturer or authorized distributors?
All SI86S620BE-AS4R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S620BE-AS4R meets industry standards.
7.What is the process for return or replacement of SI86S620BE-AS4R?
All SI86S620BE-AS4R units undergo pre-shipment inspection (PSI). If there is an issue with SI86S620BE-AS4R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S620BE-AS4R part is unused and in its original packaging.
Return procedure for SI86S620BE-AS4R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S620BE-AS4R Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
