My Inquiry
My Account
Skyworks Solutions Inc. SI86S620EC-AS
- Part No.:
- SI86S620EC-AS
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI86S620EC-AS.pdf
- Description:
- 3.75 KVRMS ISOLATOR, 2 UNIDIRECT
- Quantity:
- Payment:
- Shipping:
Inventory:3,487
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S620EC-AS from Skyworks Solutions is a dual-channel, high-speed digital isolator with reinforced 6000 VRMS isolation, 150 Mbps data rate, and AEC-Q100 qualification for automotive systems. It features Schmitt-trigger + CMOS inputs, selectable fail-safe output (default low), and operates across 2.25–5.5 V supply rails. Used in battery management systems and traction inverters where galvanic separation and noise immunity are critical.
For engineers reviewing the SI86S620EC-AS datasheet, SI86S620EC-AS pinout, SI86S620EC-AS application, or SI86S620EC-AS equivalent, this page delivers verified specifications, validated pin functions, automotive-grade timing behavior (9 ns typical propagation delay), and real-world isolation barrier performance under 100 kV/µs CMTI stress.
Technical Context
The SI86S620EC-AS implements RF-based on/off keying across a semiconductor isolation barrier-eliminating start-up initialization and enabling robust operation without optical degradation. Its architecture supports independent UVLO and reset monitoring per side (VDD1/VDD2), with RSTB thresholds at ~1.7 V and UVLO hysteresis of 131 mV.
It integrates input deglitch filters (36 ns) to suppress noise pulses below that width, and uses internal 50 Ω ±40% output drivers compatible with controlled-impedance PCB traces. Fail-safe default-low behavior is implemented via integrated pull-downs on I/O lines when VDD is unpowered.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | 150 Mbps - supports high-speed SPI, CAN FD, and isolated ADC interface timing without oversampling or protocol adaptation |
| Propagation delay | 9 ns typical - enables sub-10 ns timing-critical feedback loops in motor control and power inverter gate drive circuits |
| Isolation rating | 6000 VRMS - meets UL 1577 reinforced insulation requirements for 1-minute withstand, enabling use in 1000 VDC bus systems |
| CMTI | 100 kV/µs minimum - ensures reliable signal transmission during fast-switching transients in SiC/GaN power stages |
| Supply range | 2.25–5.5 V - allows direct interfacing with 3.3 V microcontrollers and 5 V analog front-ends without level-shifting |
| Operating temperature | –40 to +125 °C - qualified for under-hood automotive environments and industrial motor drives |
| Fail-safe mode | Default low - guarantees safe logic-low state on B-side outputs during VDD1 loss, preventing unintended actuation |
Pinout & Package
SI86S620EC-AS is housed in an NB SOIC-8 package (3.9 mm creepage/clearance) with 8-pin layout optimized for reinforced isolation. Pin 1 = VDD1, Pin 2 = A1, Pin 3 = A2, Pin 4 = GND1, Pin 5 = GND2, Pin 6 = B1, Pin 7 = B2, Pin 8 = VDD2. Pin 4 and Pin 5 are isolated grounds separated by the internal barrier.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Side A power supply | Supplies primary-side logic and RF transmitter; must be bypassed with 0.1 µF + 10 µF capacitors |
| A1, A2 | Side A digital inputs | Dual-channel isolated inputs with Schmitt-trigger + CMOS thresholds; tolerate 36 ns input glitches |
| GND1 | Side A ground reference | Return path for VDD1; electrically isolated from GND2 by >6 kVRMS barrier |
| GND2 | Side B ground reference | Return path for VDD2; maintains galvanic separation from GND1 for safety-critical domains |
| B1, B2 | Side B digital outputs | CMOS outputs with 50 Ω nominal impedance; default low during VDD1 undervoltage |
| VDD2 | Side B power supply | Supplies secondary-side logic and RF receiver; independent UVLO monitoring prevents false outputs |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation | Eliminates LED aging and temperature drift issues of optocouplers; no start-up initialization required |
| Selectably fail-safe output | Factory-configured default-low behavior ensures predictable B-side state during A-side power loss |
| Input deglitch filter | 36 ns pulse rejection removes EMI-induced noise without affecting 150 Mbps data integrity |
| AEC-Q100 Grade 1 | Qualified for automotive applications including onboard chargers and battery management systems |
| Reinforced insulation | IEC 60747-17 certified; supports 1500 VRMS working voltage in SSO-8 and 445 VRMS in NB SOIC-8 |
Applications
| Battery Management System (BMS) | Traction Inverter Control |
|---|---|
|
Use Scenario: Isolating cell voltage monitoring ADCs and pack-level MCU communication in EV battery packs. IC Role / Device Role / Timing Role: Dual-channel isolator transmitting sampled cell voltages and fault signals across high-voltage barriers. Use Value: 9 ns propagation delay enables synchronized sampling across 100+ cells; 6000 VRMS rating supports 800 V nominal battery stacks. |
Use Scenario: Galvanically separating gate driver control signals from high-side IGBT/SiC FETs in 400–800 V inverters. IC Role / Device Role / Timing Role: Transmitting PWM commands from MCU to isolated gate drivers while rejecting common-mode dv/dt noise. Use Value: 100 kV/µs CMTI prevents false triggering during 50 kV/µs switching transients; default-low fail-safe avoids shoot-through during brownout. |
| Onboard Charger (OBC) | Industrial Motor Drive |
|
Use Scenario: Isolating AC-to-DC controller feedback (voltage/current sensing) from DC-link monitoring in bidirectional OBCs. IC Role / Device Role / Timing Role: Dual-channel isolator carrying isolated analog sensor data and digital status flags between primary and secondary sides. Use Value: 2.25–5.5 V supply range allows direct connection to both 3.3 V sensing circuitry and 5 V control logic; AEC-Q100 ensures long-term reliability. |
Use Scenario: Separating encoder position feedback and current sense signals from PLC or motion controller in servo drives. IC Role / Device Role / Timing Role: Providing noise-immune digital isolation for incremental encoder quadrature signals and overcurrent alerts. Use Value: 150 Mbps data rate supports high-resolution encoders up to 10 MHz; Schmitt-trigger inputs reject line noise in factory EMI environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM220N0BRZ-RL7 | 5000 VRMS isolation, 150 Mbps, default-high fail-safe, SOIC-8 (3.9 mm creepage) | Lacks AEC-Q100 qualification; not rated for automotive under-hood ambient temperatures | Prefer SI86S620EC-AS for automotive BMS or OBC; ADUM220N0BRZ-RL7 suits industrial PLCs with lower isolation demands |
| ISO6721EDR | 5000 VRMS, 50 Mbps max, default-low, SOIC-8 (3.9 mm creepage), no deglitch filter | Lower data rate limits use in high-speed encoder interfaces; lacks 100 kV/µs CMTI spec | Choose SI86S620EC-AS when 150 Mbps and 100 kV/µs CMTI are required; ISO6721EDR fits cost-sensitive 25 Mbps industrial I/O modules |
Compared with ADUM220N0BRZ-RL7 and ISO6721EDR, SI86S620EC-AS uniquely combines AEC-Q100 qualification, 6000 VRMS isolation, and 100 kV/µs CMTI-making it the only option qualified for high-voltage automotive traction systems requiring simultaneous speed, safety, and noise resilience.
Availability
SI86S620EC-AS is available at Aetrix Electronics and suitable for battery management systems, traction inverters, and onboard chargers requiring stable component supply across automotive production lifecycles.
Supply support for SI86S620EC-AS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global provider of analog and mixed-signal semiconductors, specializing in RF, timing, and isolation technologies for wireless, automotive, and industrial markets.
The Si86S6xx family was engineered specifically for high-reliability automotive and industrial isolation-delivering RF-based digital isolation with AEC-Q100 qualification, reinforced safety ratings, and fail-safe configurability.
FAQ
What is the default output state of SI86S620EC-AS during power loss on the input side?
The SI86S620EC-AS is configured as a default-low fail-safe device: when VDD1 drops below UVLO threshold (2.05 V typical), the B1 and B2 outputs transition to and hold logic low, regardless of input state. This behavior is factory-set and ensures safe shutdown in battery management or motor control systems. The SI86S620EC-AS maintains this state until VDD1 recovers above 2.18 V.
Does SI86S620EC-AS require external components for stable operation?
Yes, SI86S620EC-AS requires 0.1 µF and 10 µF bypass capacitors placed between VDD1–GND1 and VDD2–GND2, located as close as possible to the pins. These capacitors stabilize the RF oscillator and receiver circuitry. Additional series resistors (50–300 Ω) on A1/A2/B1/B2 may be added in noisy environments-but are not mandatory for baseline operation of SI86S620EC-AS.
How does SI86S620EC-AS achieve 100 kV/µs common-mode transient immunity?
SI86S620EC-AS achieves 100 kV/µs CMTI through its RF modulation architecture and symmetric internal layout across the isolation barrier. Unlike capacitive or magnetic isolators, its on/off keying scheme rejects fast dv/dt transients without distorting data. This is validated per Figure 8 test circuit in the datasheet, with VI = VDD or 0 V and VCM = ±1500 V applied across the barrier during SI86S620EC-AS operation.
Can SI86S620EC-AS operate with different supply voltages on each side?
Yes, SI86S620EC-AS supports independent supplies: VDD1 (Side A) and VDD2 (Side B) can each range from 2.25 V to 5.5 V and may differ-for example, 3.3 V on Side A and 5 V on Side B. Each side has autonomous UVLO and reset detection (RSTB ~1.7 V), ensuring correct fail-safe behavior even with asymmetric rail sequencing during power-up or brownout conditions of SI86S620EC-AS.
What safety certifications apply to SI86S620EC-AS?
SI86S620EC-AS holds pending certifications per UL 1577 (6000 VRMS), CSA 62368-1 (600 VRMS reinforced), VDE 60747-17 (2121 Vpeak reinforced), and CQC GB4943.1 (250 VRMS). It is AEC-Q100 Grade 1 qualified and supports 1500 VRMS working voltage in SSO-8 packaging. All certifications are documented in Skyworks' File E257455 (UL), 5028467 (VDE), and Master Contract 232873 (CSA) for SI86S620EC-AS.
SI86S620EC-AS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si86S62x
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 2
- Inputs - Side 1/Side 2:
- 2/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 100kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13.5ns, 13.5ns
- Pulse Width Distortion (Max):
- 2.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
SI86S620EC-AS FAQ
1.How can I place an order for SI86S620EC-AS through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S620EC-AS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S620EC-AS reliable?
The price and inventory of SI86S620EC-AS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S620EC-AS is usually 5 days.
3.What payment methods are accepted for SI86S620EC-AS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S620EC-AS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S620EC-AS?
SI86S620EC-AS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S620EC-AS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S620EC-AS?
For technical support, including SI86S620EC-AS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S620EC-AS requirements.
6.How does Aetrix verify that SI86S620EC-AS is sourced from the original manufacturer or authorized distributors?
All SI86S620EC-AS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S620EC-AS meets industry standards.
7.What is the process for return or replacement of SI86S620EC-AS?
All SI86S620EC-AS units undergo pre-shipment inspection (PSI). If there is an issue with SI86S620EC-AS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S620EC-AS part is unused and in its original packaging.
Return procedure for SI86S620EC-AS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S620EC-AS Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
