My Inquiry
My Account
Skyworks Solutions Inc. SI86S620FE-AS4
- Part No.:
- SI86S620FE-AS4
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 8-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI86S620FE-AS4.pdf
- Description:
- 6.0 KVRMS ISOLATOR, 2 UNIDIRECTI
- Quantity:
- Payment:
- Shipping:
Inventory:2,577
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S620FE-AS4 from Skyworks Solutions is a dual-channel, high-speed digital isolator with reinforced 6000 VRMS isolation, AEC-Q100 qualification, and selectable fail-safe output (default low). It operates from 2.25–5.5 V, delivers 150 Mbps data rate, 10 ns typical propagation delay, and supports industrial automation, battery management systems, and traction inverters.
For engineers reviewing the SI86S620FE-AS4 datasheet, SI86S620FE-AS4 pinout, SI86S620FE-AS4 application, or SI86S620FE-AS4 equivalent, this page provides verified technical context, real-world timing behavior, fail-safe configuration details, CMTI immunity (100 kV/µs), and automotive-grade safety certifications including VDE 60747-17 and UL 1577.
Technical Context
The SI86S620FE-AS4 implements RF-based on/off keying across a semiconductor isolation barrier-eliminating startup initialization and enabling robust noise immunity without optical degradation. Its dual-channel architecture supports independent side-A and side-B power domains (VDD1/GND1 and VDD2/GND2) with separate UVLO and reset thresholds (VDDUV±, RSTB±).
It features Schmitt-trigger + CMOS input thresholds, 36 ns input deglitch filtering (standard for Si86S62x family), and precise timing control: 3.5 ns typical pulse width distortion, 0.7–4 ns channel-to-channel skew, and 300 µs guaranteed start-up time. Fail-safe default-low operation is implemented via internal pulldown resistors on B-side outputs during unpowered conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | 150 Mbps - supports high-speed serial interfaces like SPI, RS-485 transceiver control, and isolated ADC/DAC clocking without oversampling. |
| Propagation delay | 5–14 ns (typ. 10 ns) - enables tight timing closure in motor gate driver feedback loops and real-time power converter control. |
| Isolation rating | 6000 VRMS (1 min) - meets reinforced insulation requirements for 1000 VRMS working voltage per IEC 62368-1 and 60601-1 in medical and EV applications. |
| CMTI | 100 kV/µs - suppresses false triggering in high-dV/dt environments such as traction inverters and isolated switch-mode supplies. |
| Supply range | 2.25–5.5 V - allows direct interfacing with 3.3 V microcontrollers and 5 V logic while maintaining full performance across automotive temperature range (–40 to +125 °C). |
| Fail-safe mode | Default low (FE suffix) - ensures B-side outputs drive low during VDD2 power loss, critical for safe shutdown in battery management and OBC systems. |
| Input deglitch | 36 ns filter - rejects ESD-induced glitches and switching noise in industrial fieldbus nodes without adding external RC networks. |
Pinout & Package
SI86S620FE-AS4 uses an NB SOIC-8 package (3.9 mm creepage/clearance) with 8-pin layout optimized for reinforced isolation. Side-A (input) and Side-B (output) are physically separated by the internal isolation barrier.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Side-A power supply | Provides 2.25–5.5 V to input-side circuitry; requires 0.1 µF + 10 µF bypass capacitors placed adjacent to pin. |
| GND1 | Side-A ground reference | Return path for VDD1; must be routed separately from GND2 to maintain isolation integrity and minimize common-mode coupling. |
| A1, A2 | Digital inputs (Side A) | CMOS/Schmitt-trigger inputs accepting 0–VDD1 logic; support 150 Mbps with 36 ns deglitch filtering enabled. |
| NC | No-connect | Pin 3 is internally unconnected - must remain floating and unpopulated on PCB to avoid compromising isolation barrier reliability. |
| GND2 | Side-B ground reference | Return path for VDD2; electrically isolated from GND1; defines reference for fail-safe low-state output behavior. |
| B1, B2 | Digital outputs (Side B) | Push-pull CMOS outputs with ~50 Ω impedance; default low during VDD2-only power loss per FE ordering option. |
| VDD2 | Side-B power supply | Supplies output-side logic; independent of VDD1; enables level-shifting between different voltage domains (e.g., 3.3 V MCU ↔ 5 V actuator). |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates LED aging and temperature drift; achieves stable 150 Mbps performance over –40 to +125 °C without calibration. |
| Reinforced IEC 60747-17 rating | Validated for 2121 Vpeak working voltage in SSO-8 and NB SOIC-8 packages - satisfies dual-MOPP requirements in medical and EV traction systems. |
| Selectably fail-safe output | FE suffix guarantees B1/B2 drive low when VDD1 is unpowered - prevents unintended activation of isolated gate drivers or relays during brownout. |
| Transient immunity | 100 kV/µs CMTI withstand capability - maintains signal integrity in 1200 V SiC inverter half-bridges with >50 V/ns switching edges. |
| AEC-Q100 Grade 1 qualification | Qualified for automotive use up to +125 °C ambient - includes PPAP documentation support and IMDS/CAMDS compliance for OEM supply chain traceability. |
Applications
| Industrial Motor Control | Battery Management System (BMS) |
|---|---|
Use Scenario: Isolating PWM signals and current-sense feedback between MCU and three-phase inverter gate drivers in servo drives. IC Role / Device Role / Timing Role: Dual-channel isolator transmitting gate enable/disable commands and receiving isolated analog-to-digital converter (ADC) status bits across 6000 VRMS barrier. Use Value: 10 ns propagation delay enables sub-100 ns dead-time control; 100 kV/µs CMTI prevents false turn-on during 1200 V SiC switching transients. |
Use Scenario: Communicating cell voltage and temperature measurements from high-voltage battery stack (up to 1000 V) to low-voltage MCU in EV packs. IC Role / Device Role / Timing Role: Isolating I²C or SPI bus lines between isolated ADC front-end and host controller, with fail-safe low ensuring open-circuit detection. Use Value: Default-low output (FE) forces communication halt during HV-side power loss - preventing erroneous cell balancing commands during fault conditions. |
| Onboard Charger (OBC) | Traction Inverter Control |
Use Scenario: Isolating digital control signals between AC/DC PFC stage and DC/DC LLC converter in bidirectional EV chargers. IC Role / Device Role / Timing Role: Transmitting zero-crossing detection, soft-start enable, and fault flags across galvanic barrier with independent 3.3 V/5 V domain operation. Use Value: 2.25–5.5 V supply range allows direct interface with both 3.3 V MCU and 5 V gate driver ICs; no level shifters required. |
Use Scenario: Providing isolated gate drive enable/disable and DESAT feedback for IGBT/SiC modules in 400 V/800 V traction inverters. IC Role / Device Role / Timing Role: Dual-channel isolator delivering synchronized gate signals and returning overcurrent alerts with <4 ns channel skew. Use Value: 3.5 ns pulse width distortion preserves PWM duty cycle fidelity at 20 kHz carrier frequency - critical for torque ripple reduction. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM120N0BRZ-RL7 | Single-channel, 150 Mbps, 3000 VRMS isolation, default-high fail-safe, SOIC-8 package. | Lacks dual-channel integration and 6000 VRMS rating; not AEC-Q100 qualified. | Use where single-channel isolation suffices and 3.75 kVRMS meets system safety requirements; verify fail-safe polarity matches design intent. |
| ISO7721FDWR | Dual-channel, 100 Mbps, 5000 VRMS, default-low, SOIC-16 wide-body, TI's capacitive isolation. | Lower data rate and isolation voltage; wider package increases PCB area; no AEC-Q100 automotive qualification. | Consider for cost-sensitive industrial designs requiring only 100 Mbps and 5 kVRMS; confirm 16-pin layout fits existing footprint constraints. |
Compared with ADUM120N0BRZ-RL7 and ISO7721FDWR, SI86S620FE-AS4 uniquely combines dual-channel 150 Mbps operation, 6000 VRMS reinforced isolation, AEC-Q100 Grade 1 qualification, and factory-configured default-low fail-safe behavior - making it the only option qualified for high-reliability EV traction and OBC applications demanding full automotive compliance and highest isolation integrity.
Availability
SI86S620FE-AS4 is available at Aetrix Electronics and suitable for battery management systems, traction inverters, and onboard chargers requiring stable component supply with automotive-grade traceability and long-term lifecycle support.
Supply support for SI86S620FE-AS4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in high-performance analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si86S6xx family was designed specifically for automotive and industrial systems requiring reinforced isolation, high CMTI, and AEC-Q100 compliance - targeting EV powertrain, medical equipment, and industrial automation where safety and signal integrity are non-negotiable.
FAQ
What does the "FE" suffix indicate in SI86S620FE-AS4?
The "FE" suffix denotes a factory-configured fail-safe mode where the B-side outputs (B1/B2) default to logic low when VDD1 is unpowered but VDD2 remains active. This behavior is implemented using internal pulldown resistors and is confirmed in Table 2 of the datasheet for SI86S620FE-AS4. It ensures safe shutdown in battery management and motor control systems during input-side power loss.
Does SI86S620FE-AS4 require external startup initialization or configuration?
No, SI86S620FE-AS4 requires no startup initialization or register configuration. Its RF-based architecture enables immediate data transmission after power stabilization, with guaranteed valid output within 300 µs of VDD application. The device enters normal operation automatically once both VDD1 and VDD2 exceed their respective UVLO+ thresholds (2.18 V typical), as specified in Section 3.1 of the datasheet.
What is the maximum working voltage supported by SI86S620FE-AS4 in reinforced insulation applications?
SI86S620FE-AS4 supports a maximum working isolation voltage (VIOWM) of 1500 VRMS for the NB SOIC-8 package per IEC 60747-17, validated under TDDB testing. This enables use in systems with up to 1000 VRMS mains voltage (IEC 60664-1 Category I–IV) and satisfies 2 MOPP requirements in medical equipment per IEC 60601-1.
Can SI86S620FE-AS4 operate with mismatched supply voltages on Side A and Side B?
Yes, SI86S620FE-AS4 supports independent supply domains: VDD1 (Side A) and VDD2 (Side B) may operate at different voltages within 2.25–5.5 V each. This enables level translation between 3.3 V microcontrollers and 5 V gate drivers without external level shifters. The datasheet confirms this in Table 4 (Recommended Operating Conditions) and Figure 5 (Device Behavior During Normal Operation).
How does the 36 ns input deglitch filter affect signal integrity in SI86S620FE-AS4?
The 36 ns deglitch filter in SI86S620FE-AS4 removes input pulses shorter than 36 ns - effectively suppressing ESD-induced glitches and switching noise in noisy industrial environments. Valid input pulses pass through with only 36 ns added delay, preserving timing accuracy for applications like isolated encoder interfaces and fault flag transmission in motor drives.
SI86S620FE-AS4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si86S62x
- Package/Case:
- 8-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 2
- Inputs - Side 1/Side 2:
- 2/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 6000Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 10Mbps
- Propagation Delay tpLH / tpHL (Max):
- 41.5ns, 41.5ns
- Pulse Width Distortion (Max):
- 2.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SSO
SI86S620FE-AS4 FAQ
1.How can I place an order for SI86S620FE-AS4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S620FE-AS4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S620FE-AS4 reliable?
The price and inventory of SI86S620FE-AS4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S620FE-AS4 is usually 5 days.
3.What payment methods are accepted for SI86S620FE-AS4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S620FE-AS4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S620FE-AS4?
SI86S620FE-AS4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S620FE-AS4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S620FE-AS4?
For technical support, including SI86S620FE-AS4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S620FE-AS4 requirements.
6.How does Aetrix verify that SI86S620FE-AS4 is sourced from the original manufacturer or authorized distributors?
All SI86S620FE-AS4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S620FE-AS4 meets industry standards.
7.What is the process for return or replacement of SI86S620FE-AS4?
All SI86S620FE-AS4 units undergo pre-shipment inspection (PSI). If there is an issue with SI86S620FE-AS4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S620FE-AS4 part is unused and in its original packaging.
Return procedure for SI86S620FE-AS4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S620FE-AS4 Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
