Skyworks Solutions Inc. SI86S621HE-AS4R
- Part No.:
- SI86S621HE-AS4R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 8-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI86S621HE-AS4R.pdf
- Description:
- 6.0 KVRMS ISOLATOR, 2 UNIDIRECTI
- Quantity:
- Payment:

- Shipping:

Inventory:2,808
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S621HE-AS4R from Skyworks Solutions is a dual-channel, high-speed digital isolator with reinforced 6000 VRMS isolation, 150 Mbps data rate, 10 ns typical propagation delay, and AEC-Q100 qualification for automotive systems. It features Schmitt-trigger inputs, selectable fail-safe output (default low), and operates across 2.25–5.5 V supply rails in –40 to +125 °C ambient.
For engineers reviewing the SI86S621HE-AS4R datasheet, SI86S621HE-AS4R pinout, SI86S621HE-AS4R application, or SI86S621HE-AS4R equivalent, this device supports critical timing-critical isolation in battery management systems, onboard chargers, and traction inverters where high CMTI (>100 kV/µs), precise channel-to-channel skew (<3 ns), and robust start-up behavior under UVLO are essential selection criteria.
Technical Context
The SI86S621HE-AS4R implements RF-based on/off keying across a semiconductor isolation barrier-eliminating startup initialization and enabling deterministic 300 µs start-up time with internal 100 kΩ pulldown during power ramp. Its dual independent channels support asymmetric side-A/side-B supply operation (VDD1/VDD2) with separate UVLO and reset thresholds (RSTB± ~1.7 V).
It integrates input deglitch filtering (36 ns), CMOS/Schmitt thresholds, and failsafe logic that forces outputs low when VDD1 is unpowered but VDD2 remains active-enabling safe shutdown sequencing in automotive power domains. Timing performance is guaranteed across 2.5 V, 3.3 V, and 5.0 V supplies with <4.5 ns pulse width distortion and <3 ns channel-channel skew.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | 150 Mbps maximum-supports high-speed CAN FD, SPI, and isolated ADC interface links without protocol overhead. |
| Propagation delay | 5–13.5 ns (typ. 10 ns)-enables sub-10 ns timing-critical feedback loops in motor control and DC-DC converters. |
| Channel skew | ≤3 ns-ensures matched edge alignment for differential signaling or dual-signal synchronization (e.g., PWM dead-time control). |
| CMTI | ≥100 kV/µs-rejects fast common-mode transients in high-dv/dt environments like IGBT gate drivers and inverter legs. |
| Isolation rating | 6000 VRMS (1 min)-meets reinforced insulation requirements per UL 1577, VDE 60747-17, and CSA 62368-1 for 600 VRMS working voltage. |
| Supply range | 2.25–5.5 V per side-allows direct interfacing with 3.3 V microcontrollers and 5 V analog front-ends without level shifters. |
| Fail-safe mode | Default-low output-guarantees known state during VDD1 loss, critical for safety shutdown in BMS and OBC systems. |
Pinout & Package
SI86S621HE-AS4R uses an NB SOIC-8 package (3.9 mm creepage/clearance) with reinforced insulation barrier separating Side A (pins 1–4) and Side B (pins 5–8). Pin functions are electrically isolated and not interchangeable between sides.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Side A power supply | Provides 2.25–5.5 V bias for input-side logic and RF transmitter; requires 0.1 µF + 10 µF bypass capacitors. |
| GND1 | Side A ground reference | Return path for VDD1; must be separated from GND2 by ≥3.9 mm PCB clearance to maintain isolation integrity. |
| A1, A2 | Side A digital inputs | Accept CMOS/Schmitt-trigger signals; include 36 ns deglitch filter to reject EMI-induced glitches below threshold. |
| NC | No-connect terminal | Pin 3 is internally unconnected-must remain floating and unpopulated on PCB to avoid parasitic coupling. |
| GND2 | Side B ground reference | Return path for VDD2; galvanically isolated from GND1; defines safety barrier for patient/functional isolation. |
| B1, B2 | Side B digital outputs | CMOS outputs with ~50 Ω impedance; default-low fail-safe ensures safe deactivation of downstream drivers during input-side brownout. |
| VDD2 | Side B power supply | Biases output-side RF receiver and driver; independent of VDD1-enables asymmetric supply configurations. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates optical degradation and startup initialization-delivers deterministic 300 µs start-up with no configuration required. |
| Selectable fail-safe output | Factory-configured default-low state prevents undefined logic states during VDD1 loss-critical for ASIL-B/C functional safety paths. |
| 36 ns input deglitch filter | Rejects sub-36 ns noise pulses (e.g., switching node coupling), ensuring only valid edges propagate across isolation barrier. |
| AEC-Q100 Grade 1 qualification | Validated for –40 to +125 °C operation with zero defects in HTOL, TC, and ESD testing-meets automotive reliability requirements. |
| Reinforced insulation certification | UL 1577 (6000 VRMS), VDE 60747-17, CSA 62368-1, and CQC GB4943.1 approvals-enables single-component isolation in medical and EV systems. |
Applications
| Battery Management System (BMS) | Onboard Charger (OBC) |
|---|---|
Use Scenario: Isolating cell voltage monitoring ADCs and pack contactor control signals in 400–800 V EV battery packs. IC Role / Device Role / Timing Role: Dual-channel isolator providing independent signal paths for voltage sensing (A1→B1) and contactor enable (A2→B2) with matched timing. Use Value: 10 ns propagation delay and ≤3 ns channel skew ensure synchronized sampling and actuation-preventing false overvoltage trips during transient events. | Use Scenario: Isolating primary-side controller signals (PWM, fault feedback) from secondary-side 400 V DC bus in bidirectional AC/DC converters. IC Role / Device Role / Timing Role: High-CMTI isolator bridging control domain (3.3 V MCU) and power stage (5 V gate driver), with fail-safe low output disabling gates during primary-side brownout. Use Value: ≥100 kV/µs CMTI rejects fast dv/dt noise from SiC MOSFET switching-maintaining signal integrity without external filtering. |
| Traction Inverter Control | Medical Isolated Power Supply |
Use Scenario: Transmitting isolated PWM signals and current-sense feedback from motor controller to gate drivers in 120 kW+ inverters. IC Role / Device Role / Timing Role: Dual-channel isolator delivering matched timing for complementary high-side/low-side gate drive signals with <3 ns skew. Use Value: Sub-10 ns propagation delay enables tight dead-time control-reducing shoot-through risk and improving inverter efficiency at 10–20 kHz switching frequencies. | Use Scenario: Providing reinforced isolation between microcontroller and isolated DC-DC converter in Class II medical power supplies (IEC 60601-1). IC Role / Device Role / Timing Role: Safety-certified isolator enabling communication and fault reporting across 2 MOPP barrier with 6000 VRMS withstand. Use Value: UL/VDE/CSA certifications eliminate need for additional isolation components-reducing BOM count and simplifying regulatory approval. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM121N1BRZ-RL7 | 5000 VRMS isolation, 150 Mbps, 13 ns max propagation delay, no deglitch filter, non-AEC-Q100. | Industrial automation only; lacks automotive qualification and reinforced insulation for 600 VRMS working voltage. | Choose for cost-sensitive industrial designs where 5 kVRMS suffices and EMI immunity is less critical. |
| ISO7721FDWR | 5000 VRMS, 100 Mbps, 11 ns max propagation delay, 3.3/5 V compatible, no AEC-Q100. | General-purpose isolation; lower data rate and no input deglitching-unsuitable for high-noise inverter gate drive feedback. | Prefer for legacy 100 Mbps interfaces with TI ecosystem compatibility; not recommended for new automotive designs. |
Compared with ADUM121N1BRZ-RL7 and ISO7721FDWR, the SI86S621HE-AS4R delivers higher isolation (6000 vs. 5000 VRMS), integrated 36 ns deglitching, AEC-Q100 qualification, and guaranteed ≤3 ns channel skew-making it the only option qualified for ASIL-B safety-critical automotive power systems requiring reinforced insulation and deterministic timing.
Availability
SI86S621HE-AS4R is available at Aetrix Electronics and suitable for battery management systems, onboard chargers, and traction inverters requiring stable component supply with automotive-grade traceability and long-term lifecycle support.
Supply support for SI86S621HE-AS4R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, automotive, and industrial markets.
The Si86S6xx family was designed specifically for high-reliability automotive and industrial isolation-delivering RF-based digital isolation with AEC-Q100 qualification, reinforced safety certification, and robust noise immunity in harsh EMI environments.
FAQ
What is the isolation voltage rating of the SI86S621HE-AS4R and which standards does it meet?
The SI86S621HE-AS4R provides 6000 VRMS isolation for 1 minute per UL 1577, reinforced insulation per VDE 60747-17 (2121 Vpeak), CSA 62368-1 (600 VRMS working voltage), and CQC GB4943.1. These certifications are validated for the NB SOIC-8 package and apply directly to the SI86S621HE-AS4R device as shipped.
Does the SI86S621HE-AS4R require external configuration or initialization at power-up?
No, the SI86S621HE-AS4R requires no external configuration or initialization. Its RF-based architecture enables deterministic 300 µs start-up time with automatic UVLO detection and internal 100 kΩ pulldown during ramp-up-ensuring predictable behavior without firmware dependencies.
What is the meaning of the "HE" and "AS4R" suffixes in SI86S621HE-AS4R?
The "HE" denotes the default-low fail-safe output option, while "AS4R" indicates tape-and-reel packaging in NB SOIC-8 with AEC-Q100 Grade 1 qualification. This exact ordering code maps to the reinforced 6000 VRMS, dual-channel, 150 Mbps variant with 36 ns input deglitching.
Can the SI86S621HE-AS4R operate with different supply voltages on Side A and Side B?
Yes, the SI86S621HE-AS4R supports independent VDD1 (2.25–5.5 V) and VDD2 (2.25–5.5 V) supplies-enabling mixed-voltage system interfacing, such as 3.3 V MCU to 5 V gate driver. Each side has its own UVLO and reset circuitry, allowing asymmetric power sequencing without latch-up.
How does the 36 ns input deglitch filter in the SI86S621HE-AS4R improve system reliability?
It blocks noise pulses shorter than 36 ns-such as those induced by switching transients in motor drives or SMPS-preventing false triggering of downstream logic. This eliminates the need for external RC filters, reduces PCB area, and maintains signal integrity without adding propagation delay to valid edges.
SI86S621HE-AS4R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si86S62x
- Package/Case:
- 8-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 2
- Inputs - Side 1/Side 2:
- 1/1
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 6000Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 10Mbps
- Propagation Delay tpLH / tpHL (Max):
- 41.5ns, 41.5ns
- Pulse Width Distortion (Max):
- 2.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SSO
SI86S621HE-AS4R FAQ
1.How can I place an order for SI86S621HE-AS4R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S621HE-AS4R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S621HE-AS4R reliable?
The price and inventory of SI86S621HE-AS4R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S621HE-AS4R is usually 5 days.
3.What payment methods are accepted for SI86S621HE-AS4R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S621HE-AS4R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S621HE-AS4R?
SI86S621HE-AS4R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S621HE-AS4R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S621HE-AS4R?
For technical support, including SI86S621HE-AS4R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S621HE-AS4R requirements.
6.How does Aetrix verify that SI86S621HE-AS4R is sourced from the original manufacturer or authorized distributors?
All SI86S621HE-AS4R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S621HE-AS4R meets industry standards.
7.What is the process for return or replacement of SI86S621HE-AS4R?
All SI86S621HE-AS4R units undergo pre-shipment inspection (PSI). If there is an issue with SI86S621HE-AS4R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S621HE-AS4R part is unused and in its original packaging.
Return procedure for SI86S621HE-AS4R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S621HE-AS4R Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
