Skyworks Solutions Inc. SI86S630EE-AS2R
- Part No.:
- SI86S630EE-AS2R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI86S630EE-AS2R.pdf
- Description:
- 6.0 KVRMS ISOLATOR, 3 UNIDIRECTI
- Quantity:
- Payment:

- Shipping:

Inventory:3,992
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S630EE-AS2R from Skyworks Solutions is a 3-channel, reinforced-isolation digital isolator with bidirectional signal capability across an integrated semiconductor barrier. It delivers DC–150 Mbps data rate, 10 ns typical propagation delay, and 6000 VRMS isolation rating in a WB SOIC-16 package. Designed for isolated ADC/DAC interfaces and motor control gate drivers in industrial inverters.
For engineers reviewing the SI86S630EE-AS2R datasheet, SI86S630EE-AS2R pinout, SI86S630EE-AS2R application, or SI86S630EE-AS2R equivalent, key selection criteria include fail-safe output configuration (default low), AEC-Q100 qualification, IEC 60747-17 reinforced insulation compliance, and tri-state enable support for bus arbitration.
Technical Context
The SI86S630EE-AS2R implements RF-based on/off keying modulation across a monolithic semiconductor isolation barrier-eliminating startup initialization and enabling robust noise immunity. Its architecture supports independent undervoltage lockout (UVLO) and reset monitoring on both sides (VDD1/VDD2), with RSTB thresholds at ~1.7 V and UVLO hysteresis of 105–160 mV.
All three channels feature Schmitt-trigger + CMOS threshold inputs, 50 Ω nominal output impedance, and selectable fail-safe mode (low-output default per -EE suffix). The device operates across –40 to 125 °C with supply voltage range 2.25–5.5 V and transient immunity ≥100 kV/µs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | DC to 150 Mbps - supports high-speed serial links including isolated SPI clock domains |
| Propagation Delay | 10 ns typical - enables tight timing budgets in real-time motor control feedback loops |
| Isolation Rating | 6000 VRMS (1 min) - meets reinforced insulation requirements for 1000 VAC systems per UL 1577 |
| Supply Voltage | 2.25–5.5 V - allows direct interface with 3.3 V and 5 V logic without level-shifting |
| Fail-Safe Mode | Default low output - ensures safe state during power loss in isolated gate driver enable paths |
| Operating Temp | –40 to 125 °C - qualified for under-hood automotive and industrial ambient environments |
| CMTI | ≥100 kV/µs - prevents false triggering in high-dV/dt motor drive and SMPS applications |
Pinout & Package
SI86S630EE-AS2R is housed in a wide-body SOIC-16 (WB SOIC-16) package with creepage/clearance optimized for 6000 VRMS reinforced insulation. Pin layout follows Figure 1 of Skyworks datasheet 206553B.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A power supply | Provides bias for input-side logic and transmitter circuits; requires 0.1 µF + 10 µF local bypass |
| A1–A3 | Side A digital I/O | Three unidirectional or bidirectional input channels referenced to VDD1/GND1 |
| EN1 | Side A output enable | Active-high control: drives all A-side outputs into high-impedance when low |
| Isolation Barrier | Internal RF coupling boundary | Monolithic silicon die separation enabling 6000 VRMS withstand and 100 kV/µs CMTI |
| B1–B3 | Side B digital I/O | Three isolated output channels referenced to VDD2/GND2; electrically decoupled from Side A |
| EN2 | Side B output enable | Active-high control: places all B-side outputs in high-Z state when deasserted |
| VDD2, GND2 | Side B power supply | Independent bias domain for receiver and output driver circuits; supports split-rail system design |
Key Features
| Feature | Design Value |
|---|---|
| No start-up initialization | RF modulation architecture eliminates boot sequence-outputs respond immediately after UVLO exit |
| Tri-state outputs with enable | Dual EN1/EN2 pins allow independent bus arbitration on both sides without external logic |
| Schmitt trigger + CMOS inputs | Combined hysteresis (0.15×VDD) and TTL/CMOS-compatible thresholds ensure noise margin >1 V at 5 V |
| Selectable fail-safe mode | -EE suffix denotes default-low output during VDD1/VDD2 brownout-critical for safety-critical enable paths |
| AEC-Q100 qualified | Qualified to Grade 0 (–40 to +125 °C) with automotive-specific manufacturing flow and PPAP support |
Applications
| Industrial Motor Control | Isolated ADC Interface |
|---|---|
Use Scenario: Gate driver enable/disable signaling in 3-phase IGBT/SiC inverter stages with ±1200 V DC bus. IC Role / Device Role / Timing Role: Isolates PWM enable signals between MCU and isolated gate driver ICs while preserving <10 ns timing integrity. Use Value: Prevents shoot-through faults during power sequencing via fail-safe low-default output during VDD dropout. |
Use Scenario: Transmitting conversion results from isolated sigma-delta ADC (e.g., AMC1306) to host MCU across 500 V potential difference. IC Role / Device Role / Timing Role: Provides galvanic barrier for serial data stream (SPI SDO) with 150 Mbps capability matching ADC oversampling rates. Use Value: Enables direct connection to 3.3 V MCU SPI peripheral without level shifters or additional isolation components. |
| Onboard Charger (OBC) | Traction Inverter Control |
Use Scenario: Isolating communication between AC/DC controller and DC/DC secondary side in EV onboard chargers. IC Role / Device Role / Timing Role: Transfers status flags and fault signals across reinforced barrier with <10 ns skew between channels. Use Value: Meets IEC 62368-1 reinforced insulation requirements while supporting fast fault reporting (<1 µs latency). |
Use Scenario: Bidirectional signal isolation between vehicle controller and inverter gate driver stage in battery electric vehicles. IC Role / Device Role / Timing Role: Carries isolated PWM, fault feedback, and temperature sensor data across 6000 VRMS barrier with AEC-Q100 reliability. Use Value: Eliminates optocoupler aging and CMTI limitations-supports 10+ year field life in high-voltage traction systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM130N0BRZ | 3-channel, 150 Mbps, 3000 VRMS, SOIC-16, default-high fail-safe | Lacks AEC-Q100 qualification and 6000 VRMS rating; suitable for non-automotive industrial use only | Choose when lower isolation voltage suffices and default-high behavior aligns with system reset logic |
| ISO6731FDWR | 3-channel, 50 Mbps, 5000 VRMS, SOIC-16, no fail-safe option | Lower data rate limits SPI clock speed; no configurable default output state | Prefer where cost sensitivity outweighs performance needs and system handles unpowered-state ambiguity externally |
Compared with ADUM130N0BRZ and ISO6731FDWR, SI86S630EE-AS2R provides higher isolation voltage (6000 vs. 3000/5000 VRMS), AEC-Q100 qualification for automotive, and guaranteed default-low fail-safe behavior-making it optimal for safety-critical traction and OBC designs requiring long-term reliability under high dV/dt stress.
Availability
SI86S630EE-AS2R is available at Aetrix Electronics and suitable for industrial motor control, EV onboard chargers, and isolated data acquisition systems requiring stable component supply across extended product lifecycles.
Supply support for SI86S630EE-AS2R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si86S6xx family was designed specifically for high-reliability, high-noise-immunity digital isolation in automotive traction systems and industrial power electronics-emphasizing reinforced safety certification and extended temperature operation.
FAQ
What is the isolation voltage rating of SI86S630EE-AS2R and which safety standards does it meet?
SI86S630EE-AS2R is rated for 6000 VRMS isolation for 1 minute per UL 1577 and carries reinforced insulation certification per IEC 60747-17, CSA 62368-1, and CQC GB4943.1. This enables use in 1000 VAC systems and meets stringent requirements for medical and EV applications where double insulation is mandated.
Does SI86S630EE-AS2R require external startup initialization or configuration?
No-SI86S630EE-AS2R uses RF on/off keying modulation and requires no firmware, register writes, or power-on calibration. Outputs become active within 0.3 ms after VDD exceeds UVLO+, and default low state is asserted automatically during brownout conditions per its -EE ordering option.
How does the fail-safe mode function in SI86S630EE-AS2R during power loss?
The -EE suffix indicates default-low fail-safe behavior: when either VDD1 or VDD2 drops below UVLO– (1.98–2.12 V), all outputs transition to logic low within 1 µs if VDD remains above RSTB– (~1.7 V), or within 0.3 ms if VDD falls fully below RSTB–. This ensures safe disable of downstream gate drivers or ADC clocks.
What are the supply bypass requirements for SI86S630EE-AS2R?
SI86S630EE-AS2R requires two bypass capacitors per side: 0.1 µF ceramic + 10 µF bulk capacitor placed adjacent to VDD1/GND1 and VDD2/GND2 pins. These suppress high-frequency switching noise and prevent UVLO glitches during transient load events in motor drive or SMPS applications.
Is SI86S630EE-AS2R compatible with 3.3 V and 5 V logic families simultaneously?
Yes-SI86S630EE-AS2R supports 2.25–5.5 V on both VDD1 and VDD2 independently. This allows interfacing a 3.3 V MCU (Side A) with a 5 V isolated gate driver (Side B), or vice versa, without external level shifters-leveraging its CMOS/Schmitt input thresholds and rail-to-rail output swing.
SI86S630EE-AS2R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 3
- Inputs - Side 1/Side 2:
- 3/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 6000Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI86S630EE-AS2R FAQ
1.How can I place an order for SI86S630EE-AS2R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S630EE-AS2R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S630EE-AS2R reliable?
The price and inventory of SI86S630EE-AS2R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S630EE-AS2R is usually 5 days.
3.What payment methods are accepted for SI86S630EE-AS2R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S630EE-AS2R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S630EE-AS2R?
SI86S630EE-AS2R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S630EE-AS2R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S630EE-AS2R?
For technical support, including SI86S630EE-AS2R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S630EE-AS2R requirements.
6.How does Aetrix verify that SI86S630EE-AS2R is sourced from the original manufacturer or authorized distributors?
All SI86S630EE-AS2R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S630EE-AS2R meets industry standards.
7.What is the process for return or replacement of SI86S630EE-AS2R?
All SI86S630EE-AS2R units undergo pre-shipment inspection (PSI). If there is an issue with SI86S630EE-AS2R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S630EE-AS2R part is unused and in its original packaging.
Return procedure for SI86S630EE-AS2R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S630EE-AS2R Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
