My Inquiry
My Account
Skyworks Solutions Inc. SI86S631BC-AS1
- Part No.:
- SI86S631BC-AS1
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI86S631BC-AS1.pdf
- Description:
- 3.75 KVRMS ISOLATOR, 3 UNIDIRECT
- Quantity:
- Payment:
- Shipping:
Inventory:4,428
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S631BC-AS1 from Skyworks Solutions is a 3-channel, reinforced digital isolator with 6000 VRMS isolation rating, 150 Mbps data rate, and AEC-Q100 qualification for automotive systems. It features Schmitt-trigger + CMOS inputs, tri-state outputs with enable, selectable fail-safe default-high/low output, and operates across –40 to 125 °C in WB SOIC-16 package. Used in battery management systems and traction inverters where high noise immunity and safety-certified isolation are critical.
For engineers reviewing the SI86S631BC-AS1 datasheet, SI86S631BC-AS1 pinout, SI86S631BC-AS1 application, or SI86S631BC-AS1 equivalent, key selection criteria include reinforced IEC 60747-17 certification, 10 ns typical propagation delay, 3.5 ns pulse width distortion, transient immunity ≥100 kV/µs, and dual supply operation (2.25–5.5 V per side).
Technical Context
The SI86S631BC-AS1 implements RF-based on/off keying modulation across a semiconductor isolation barrier-eliminating startup initialization and delivering superior CMTI performance versus optocouplers. Its architecture supports independent undervoltage lockout (UVLO) and reset (RSTB) on both sides, with 2.18 V UVLO+ and ~1.7 V RSTB– thresholds.
It provides three unidirectional isolated channels (A1→B1, A2→B2, A3→B3), side-specific enable pins (EN1, EN2), and failsafe output control via ordering option. The device uses HF XMTR/RCVR circuitry per channel and requires only 0.1 µF + 10 µF bypass capacitors per supply rail.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed serial interfaces including isolated SPI clock domains. |
| Isolation rating | 6000 VRMS (1 min) - meets reinforced insulation requirements per UL 1577 and IEC 60747-17 for >400 VAC working voltage systems. |
| Propagation delay | 10 ns typical - enables precise timing in motor control gate drivers and ADC sampling synchronization. |
| Pulse width distortion | 3.5 ns typical - ensures minimal duty cycle error in PWM signal isolation for inverter feedback loops. |
| Transient immunity | ≥100 kV/µs - maintains signal integrity during fast-switching EMI events in power electronics. |
| Supply voltage | 2.25–5.5 V per side - allows interoperability with 3.3 V and 5 V logic domains without level shifters. |
| Operating temperature | –40 to 125 °C - qualified for under-hood automotive applications including onboard chargers and BMS. |
Pinout & Package
SI86S631BC-AS1 is housed in a wide-body SOIC-16 (WB SOIC-16) package with creepage/clearance optimized for 6000 VRMS reinforced insulation. Pin 1 is marked with a dot; pin numbering follows standard SOIC convention (counterclockwise from top-left corner).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Side A supply | Provides power to input-side logic and transmitters; must be decoupled with 0.1 µF + 10 µF capacitors. |
| GND1 | Side A ground | Reference for Side A signals; separate from GND2 to maintain isolation integrity. |
| A1–A3 | Input channels | Digital inputs on Side A; accept Schmitt-trigger + CMOS thresholds for noise immunity. |
| EN1 | Side A output enable | Active-high control: drives all B-side outputs into high-impedance when low. |
| Isolation Barrier | Internal die boundary | CMOS-based RF isolation barrier; no external components required for basic operation. |
| B1–B3 | Output channels | Isolated digital outputs on Side B; support tri-state operation and fail-safe default states. |
| EN2 | Side B output enable | Active-high control: places B-side outputs in high-Z; independent of EN1 for asymmetric control. |
| GND2 | Side B ground | Reference for Side B signals; galvanically isolated from GND1. |
| VDD2 | Side B supply | Power for output-side logic and receivers; decoupling identical to VDD1. |
Key Features
| Feature | Design Value |
|---|---|
| No startup initialization | RF modulation architecture eliminates boot-up delay; outputs follow inputs immediately after UVLO exit (~0.3 ms). |
| Selectable fail-safe mode | Ordering option determines default output state (high or low) during VDD1 loss while VDD2 remains powered. |
| Tri-state outputs with enable | EN1/EN2 independently disable all outputs on respective sides-enabling bus sharing and hot-swap capability. |
| Schmitt-trigger + CMOS inputs | Combined threshold improves noise margin in electrically noisy environments like motor drives and inverters. |
| AEC-Q100 qualification | Qualified to Grade 0 (–40 to +150 °C junction) - validated for automotive powertrain and charging systems. |
Applications
| Battery Management System (BMS) | Traction Inverter Control |
|---|---|
Use Scenario: Isolating cell voltage monitoring and pack communication between high-voltage battery stack and low-voltage MCU. IC Role / Device Role / Timing Role: Provides reinforced isolation for analog front-end ADC data and digital status signals across 400–800 V DC bus. Use Value: Enables safe, accurate SOC/SOH estimation with 10 ns propagation delay preserving sampling timing integrity. | Use Scenario: Isolating gate driver control signals from MCU in EV traction inverters with SiC MOSFETs. IC Role / Device Role / Timing Role: Transmits PWM commands across isolation barrier with <3.5 ns pulse width distortion to prevent shoot-through. Use Value: Maintains precise dead-time control under high dv/dt noise (≥100 kV/µs) in 800 V architectures. |
| Onboard Charger (OBC) | Industrial Motor Drive |
Use Scenario: Isolating digital control signals between AC/DC and DC/DC stages in bidirectional OBCs. IC Role / Device Role / Timing Role: Carries phase-shifted PWM and fault reporting across 6000 VRMS barrier in compact WB SOIC-16 footprint. Use Value: Supports 150 Mbps communication for real-time thermal/fault coordination without layout area penalty. | Use Scenario: Isolating encoder feedback and current sense signals in servo drives operating at 20 kHz switching frequency. IC Role / Device Role / Timing Role: Delivers robust position/speed data across isolation barrier with fail-safe default-low output during controller reset. Use Value: Prevents unintended motion during brownout by holding gate drivers in safe state until full power restoration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM3301ARWZ | 3-channel, 25 Mbps max, 2.5 kVRMS, SOIC-16 (standard body), no AEC-Q100 | Limited to industrial automation; insufficient for automotive 6000 VRMS or 150 Mbps requirements | Choose ADUM3301ARWZ only for cost-sensitive non-automotive designs with lower speed/isolation needs. |
| ISO7731FDWR | 3-channel, 100 Mbps, 5 kVRMS, SOIC-16 (wide-body), AEC-Q100 Grade 1 (–40 to 125 °C) | Lower isolation rating and data rate; lacks selectable fail-safe default-high option | ISO7731FDWR suits BMS auxiliary monitoring but not primary inverter control due to 5 kVRMS limit. |
Compared with ADUM3301ARWZ and ISO7731FDWR, SI86S631BC-AS1 uniquely delivers automotive-grade 6000 VRMS isolation, 150 Mbps speed, and programmable fail-safe behavior in a single package-making it the only option qualified for traction inverter gate drive isolation in 800 V BEV platforms.
Availability
SI86S631BC-AS1 is available at Aetrix Electronics and suitable for battery management systems, traction inverters, and onboard chargers requiring stable component supply with automotive-grade lifecycle assurance.
Supply support for SI86S631BC-AS1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si86S6xx family was designed specifically for high-reliability automotive and industrial isolation applications demanding reinforced safety certification, high-speed data transfer, and extended temperature operation.
FAQ
What is the isolation rating and safety certification status of SI86S631BC-AS1?
SI86S631BC-AS1 is rated for 6000 VRMS isolation per UL 1577 (1 minute) and carries reinforced insulation certification per IEC 60747-17. It is also certified to CSA 62368-1 and CQC GB4943.1, with VDE 60747-17 approval pending. These certifications validate its use in automotive battery systems and industrial inverters requiring reinforced insulation.
Does SI86S631BC-AS1 require external components for basic operation?
No, SI86S631BC-AS1 requires only two bypass capacitors per side: 0.1 µF ceramic and 10 µF bulk capacitor placed near VDD1/GND1 and VDD2/GND2. Unlike optocouplers, it needs no pull-up resistors, level shifters, or initialization firmware-its RF modulation architecture enables immediate signal transmission after power stabilization.
How does the fail-safe mode work on SI86S631BC-AS1?
SI86S631BC-AS1 offers factory-selectable fail-safe behavior: when VDD1 is unpowered but VDD2 remains active, outputs default to either logic high or logic low based on the ordering option suffix. This prevents undefined states in safety-critical subsystems like motor gate drivers or BMS fault signaling during partial power loss.
What is the maximum data rate supported by SI86S631BC-AS1?
SI86S631BC-AS1 supports DC to 150 Mbps data rate across all three channels. This enables high-fidelity isolation of fast digital signals such as isolated SPI clocks, PWM carriers, and encoder quadrature streams in real-time control loops without bandwidth bottlenecks.
Is SI86S631BC-AS1 compatible with 3.3 V and 5 V logic families?
Yes, SI86S631BC-AS1 operates over 2.25–5.5 V on both sides independently, making it fully compatible with 3.3 V microcontrollers and 5 V peripheral interfaces. Its Schmitt-trigger + CMOS input thresholds ensure robust interfacing across voltage domains without external level translation.
SI86S631BC-AS1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 3
- Inputs - Side 1/Side 2:
- 2/1
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI86S631BC-AS1 FAQ
1.How can I place an order for SI86S631BC-AS1 through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S631BC-AS1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S631BC-AS1 reliable?
The price and inventory of SI86S631BC-AS1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S631BC-AS1 is usually 5 days.
3.What payment methods are accepted for SI86S631BC-AS1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S631BC-AS1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S631BC-AS1?
SI86S631BC-AS1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S631BC-AS1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S631BC-AS1?
For technical support, including SI86S631BC-AS1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S631BC-AS1 requirements.
6.How does Aetrix verify that SI86S631BC-AS1 is sourced from the original manufacturer or authorized distributors?
All SI86S631BC-AS1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S631BC-AS1 meets industry standards.
7.What is the process for return or replacement of SI86S631BC-AS1?
All SI86S631BC-AS1 units undergo pre-shipment inspection (PSI). If there is an issue with SI86S631BC-AS1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S631BC-AS1 part is unused and in its original packaging.
Return procedure for SI86S631BC-AS1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S631BC-AS1 Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
