Skyworks Solutions Inc. SI86S640BB-IUR
- Part No.:
- SI86S640BB-IUR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SI86S640BB-IUR.pdf
- Description:
- 2.5 KVRMS ISOLATOR, 4 UNIDIRECTI
- Quantity:
- Payment:

- Shipping:

Inventory:2,148
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S640BB-IUR from Skyworks Solutions is a 4-channel, reinforced digital isolator with bidirectional signal isolation across a semiconductor barrier. It supports DC to 150 Mbps data rates, delivers 10 ns typical propagation delay, and provides 6000 VRMS isolation rating in a WB SOIC-16 package. It operates from 2.25–5.5 V supplies and is qualified to AEC-Q100 for automotive onboard chargers and battery management systems.
For engineers reviewing the SI86S640BB-IUR datasheet, SI86S640BB-IUR pinout, SI86S640BB-IUR application, or SI86S640BB-IUR equivalent, key selection criteria include its reinforced IEC 60747-17 rating, fail-safe default-high/low output option, Schmitt-trigger + CMOS input thresholds, tri-state outputs with enable, and 100 kV/µs CMTI performance - all critical for isolated motor control, power inverters, and medical electronics designs.
Technical Context
The SI86S640BB-IUR implements RF-based on/off keying modulation across a monolithic semiconductor isolation barrier, eliminating startup initialization and enabling robust noise immunity without optical degradation. Its architecture integrates independent undervoltage lockout (UVLO) and reset circuitry per side (VDD1/VDD2), with RSTB thresholds at ~1.7 V and UVLO hysteresis of 105–160 mV.
It features four isolated bidirectional channels (A1–A4/B1–B4), dual-side enable inputs (EN1/EN2), and supports selectable fail-safe output states during unpowered conditions. Input deglitch filtering (36 ns) is included, and output impedance is nominally 50 Ω ±40%, requiring controlled-impedance PCB routing for high-speed signals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed serial interfaces including isolated SPI and QSPI data paths. |
| Propagation delay | 10 ns typical - enables tight timing budgets in real-time motor control and power converter feedback loops. |
| Isolation rating | 6000 VRMS (1 min) - meets reinforced insulation requirements per UL 1577 and IEC 60747-17 for industrial and automotive safety-critical systems. |
| Supply voltage | 2.25–5.5 V - allows interoperability with 3.3 V and 5 V logic domains without level-shifting components. |
| CMTI | ≥100 kV/µs - ensures reliable operation in high dv/dt environments such as traction inverters and isolated ADC/DAC interfaces. |
| Operating temperature | –40 to +125 °C - supports under-hood automotive and industrial ambient conditions without derating. |
| Fail-safe mode | Selectable default-high or default-low output - prevents undefined states during power-up/power-loss in safety-critical control paths. |
Pinout & Package
SI86S640BB-IUR is housed in a wide-body SOIC-16 (WB SOIC-16) package with creepage/clearance optimized for 6000 VRMS reinforced isolation. Pin 1 is marked with a dot; the isolation barrier separates Side A (pins 1–8) and Side B (pins 9–16).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A supply | Power and ground for input-side logic (A1–A4, EN1); must be bypassed with 0.1 µF + 10 µF capacitors. |
| A1–A4 | Side A digital I/O | Bidirectional isolated channels; support Schmitt-trigger + CMOS thresholds for noise immunity. |
| EN1 | Side A output enable | Active-high control: drives all Side A outputs into high-impedance when low - enables bus sharing and power sequencing. |
| VDD2, GND2 | Side B supply | Independent power and ground for output-side logic (B1–B4, EN2); supports galvanic separation. |
| B1–B4 | Side B digital I/O | Corresponding isolated outputs/inputs mirroring A1–A4; electrically decoupled from Side A. |
| EN2 | Side B output enable | Active-high control: places all Side B outputs in high-Z - essential for multi-master isolated buses. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation | Eliminates LED aging and temperature drift of optocouplers; enables stable 150 Mbps operation over full temperature range. |
| Tri-state outputs with EN1/EN2 | Allows dynamic bus arbitration and hot-swap capability in isolated communication backplanes without contention. |
| 36 ns input deglitch filter | Rejects sub-36 ns noise pulses (e.g., EFT bursts), preventing false triggering in noisy industrial motor drive environments. |
| Reinforced IEC 60747-17 rating | Validated for functional safety applications up to SIL-3 (per system-level analysis), including battery management and traction inverters. |
| AEC-Q100 Grade 1 qualification | Guarantees reliability for automotive applications including onboard chargers and hybrid electric vehicle power stages. |
Applications
| Industrial Motor Control | Automotive Onboard Charger |
|---|---|
|
Use Scenario: Isolating gate driver signals and current sense feedback in 3-phase inverter stages. IC Role / Device Role / Timing Role: Bidirectional channel isolator for PWM and fault reporting across high-voltage DC-link boundaries. Use Value: 10 ns propagation delay ensures <100 ns total loop latency; 6000 VRMS rating withstands >1000 VDC bus transients. |
Use Scenario: Separating AC/DC controller logic from high-voltage DC output stage in EV charging systems. IC Role / Device Role / Timing Role: Isolated communication interface between microcontroller and isolated DC-DC controller ICs. Use Value: AEC-Q100 qualification and –40 to +125 °C operation ensure reliability in under-hood thermal cycling. |
| Isolated ADC Interface | Medical Patient Monitoring |
|
Use Scenario: Transmitting digitized sensor data from isolated front-end amplifiers to host MCU across safety barriers. IC Role / Device Role / Timing Role: High-CMTI digital isolator preserving integrity of 16-bit sigma-delta ADC output streams. Use Value: ≥100 kV/µs common-mode transient immunity prevents data corruption during defibrillation pulses. |
Use Scenario: Isolating ECG/EEG analog front-end modules from USB/Bluetooth host processors in Class II medical devices. IC Role / Device Role / Timing Role: Reinforced insulation barrier meeting IEC 60601-1 2× MOPP requirements for patient-connected equipment. Use Value: UL 1577 and VDE 60747-17 certifications satisfy regulatory submission for FDA 510(k) clearance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM2402ARWZ | 4-channel, 25 Mbps max data rate; 3750 VRMS isolation; SOIC-16 (narrow body); no deglitch filter. | Limited to lower-speed industrial PLC I/O; insufficient for 150 Mbps QSPI or fast motor control loops. | Choose ADUM2402ARWZ only if cost sensitivity outweighs speed, CMTI, and reinforced isolation needs. |
| ISO6741FDWR | 4-channel, 50 Mbps max; 5000 VRMS; SOIC-16; integrated LDO; no fail-safe option or deglitch filter. | Suitable for isolated power supply monitoring but lacks timing precision and noise immunity for closed-loop control. | Select ISO6741FDWR when integrated LDO simplifies BOM, but avoid where 10 ns timing or 100 kV/µs CMTI is required. |
Compared with ADUM2402ARWZ and ISO6741FDWR, SI86S640BB-IUR delivers 6× higher data rate, 20% higher isolation voltage, and built-in 36 ns deglitching - making it uniquely suited for automotive traction inverters and high-fidelity isolated data acquisition where timing fidelity and noise resilience are non-negotiable.
Availability
SI86S640BB-IUR is available at Aetrix Electronics and suitable for automotive onboard chargers, industrial motor drives, and medical patient monitoring systems requiring stable component supply with long-term lifecycle assurance.
Supply support for SI86S640BB-IUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si86S6xx family was engineered specifically for high-reliability, high-speed digital isolation in automotive and industrial safety-critical systems - emphasizing reinforced insulation, AEC-Q100 compliance, and RF-based noise immunity.
FAQ
What is the isolation voltage rating of SI86S640BB-IUR and which safety standards does it meet?
SI86S640BB-IUR is rated for 6000 VRMS isolation for 1 minute per UL 1577 and carries reinforced insulation certification per IEC 60747-17, CSA 62368-1/60601-1, and CQC GB4943.1. This enables use in two-MOPP medical systems and high-voltage automotive inverters where creepage and working voltage margins are critical. The rating applies specifically to the WB SOIC-16 package variant.
Does SI86S640BB-IUR support fail-safe output configuration, and how is it selected?
Yes, SI86S640BB-IUR offers a selectable fail-safe mode (default high or default low) determined by ordering option - not user-configurable in-circuit. The "BB" suffix indicates the default-low variant. During VDD1 unpowering while VDD2 remains active, outputs B1–B4 hold low. This behavior is defined in Table 4 of the datasheet and ensures deterministic state in power-loss scenarios.
What is the purpose of the EN1 and EN2 pins on SI86S640BB-IUR?
EN1 and EN2 are active-high enable inputs that place all outputs on their respective sides (Side A or Side B) into high-impedance state when driven low. This allows dynamic bus sharing, reduces standby power, and supports hot-plug architectures. Both pins require external pull-up resistors (10 kΩ recommended) and are fully compatible with 3.3 V and 5 V logic levels.
Can SI86S640BB-IUR be used in SPI isolation applications, and what are its limitations?
SI86S640BB-IUR can isolate standard SPI signals (e.g., SCLK, MOSI, MISO, CS) using two or more channels, but it lacks dedicated SPI protocol logic like direction control or automatic chip select forwarding. For full SPI isolation with integrated protocol handling, Skyworks recommends the Si86SS41/51 family. SI86S640BB-IUR is best applied to point-to-point isolated data links within SPI subsystems.
What packaging and footprint does SI86S640BB-IUR use, and are there layout constraints?
SI86S640BB-IUR uses a WB SOIC-16 package (5.3 mm body width, 10.3 mm length) with 1.27 mm pitch. Critical layout constraints include maintaining ≥8.3 mm creepage/clearance across the isolation barrier, placing 0.1 µF + 10 µF bypass capacitors within 3 mm of each VDD/GND pair, and routing A/B channel traces differentially with controlled 50 Ω impedance to minimize reflections at 150 Mbps.
SI86S640BB-IUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- No
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 4/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 100kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 14ns, 14ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
SI86S640BB-IUR FAQ
1.How can I place an order for SI86S640BB-IUR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S640BB-IUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S640BB-IUR reliable?
The price and inventory of SI86S640BB-IUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S640BB-IUR is usually 5 days.
3.What payment methods are accepted for SI86S640BB-IUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S640BB-IUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S640BB-IUR?
SI86S640BB-IUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S640BB-IUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S640BB-IUR?
For technical support, including SI86S640BB-IUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S640BB-IUR requirements.
6.How does Aetrix verify that SI86S640BB-IUR is sourced from the original manufacturer or authorized distributors?
All SI86S640BB-IUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S640BB-IUR meets industry standards.
7.What is the process for return or replacement of SI86S640BB-IUR?
All SI86S640BB-IUR units undergo pre-shipment inspection (PSI). If there is an issue with SI86S640BB-IUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S640BB-IUR part is unused and in its original packaging.
Return procedure for SI86S640BB-IUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S640BB-IUR Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
