My Inquiry
My Account
Skyworks Solutions Inc. SI86S640EB-AU
- Part No.:
- SI86S640EB-AU
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SI86S640EB-AU.pdf
- Description:
- 2.5 KVRMS ISOLATOR, 4 UNIDIRECTI
- Quantity:
- Payment:
- Shipping:
Inventory:3,842
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S640EB-AU from Skyworks Solutions is a 4-channel, reinforced digital isolator with bidirectional signal isolation across an integrated semiconductor barrier. It delivers DC to 150 Mbps data rate, 10 ns typical propagation delay, and 6000 VRMS isolation rating in a WB SOIC-16 package. Designed for automotive battery management systems and industrial motor control, it supports fail-safe default-low output and operates from –40 to 125 °C.
For engineers reviewing the SI86S640EB-AU datasheet, SI86S640EB-AU pinout, SI86S640EB-AU application, or SI86S640EB-AU equivalent, key selection criteria include its AEC-Q100 qualification, 6.0 kVRMS reinforced insulation per IEC 60747-17, Schmitt-trigger + CMOS input thresholds, and support for sleep mode via SMb pin - all critical for high-reliability isolated communication in EV traction inverters and medical power supplies.
Technical Context
The SI86S640EB-AU implements RF-based on/off keying modulation across a monolithic silicon isolation barrier, eliminating startup initialization and enabling deterministic timing without clock recovery circuits. Its architecture integrates four independent isolation channels with side-specific enable (EN1/EN2) and sleep-mode control (SMb), supporting both forward and reverse data flow per channel.
It features dual-supply operation (2.25–5.5 V on each side), transient immunity ≥100 kV/µs, and failsafe logic behavior during undervoltage conditions - with UVLO thresholds at 2.10–2.25 V (rising) and 1.98–2.12 V (falling). The device includes internal 100 kΩ pulldown resistors on outputs during unpowered states and supports selectable default output polarity (low in this variant).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | DC to 150 Mbps - enables high-speed SPI, CAN FD, and encoder feedback links without external clocking. |
| Propagation Delay | 10 ns typical - ensures tight timing alignment in real-time motor control loops and ADC sampling synchronization. |
| Isolation Rating | 6000 VRMS (1 min) - meets reinforced insulation requirements for 1000 VAC industrial bus and 800 VDC EV battery systems. |
| Supply Voltage | 2.25–5.5 V per side - allows direct interface with 3.3 V microcontrollers and 5 V analog front-ends without level shifters. |
| Operating Temp | –40 to 125 °C - qualified for under-hood automotive use and industrial variable-frequency drives. |
| CMTI | ≥100 kV/µs - prevents false triggering in noisy switching environments like IGBT gate drivers and SiC inverters. |
| Fail-Safe Mode | Default low output - ensures safe shutdown state in BMS fault detection and safety-critical PLC I/O modules. |
Pinout & Package
SI86S640EB-AU is housed in a wide-body SOIC-16 (WB SOIC-16) package with creepage/clearance ≥8.3 mm, certified for 6000 VRMS reinforced isolation. Pin layout follows Figure 2 of the datasheet (Si86S64x/L4x family).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A power supply | Provides isolated 2.25–5.5 V bias for primary-side logic; requires 0.1 µF + 10 µF local bypass. |
| A1–A4 | Side A digital I/O | Four unidirectional or bidirectional input/output pins referenced to VDD1/GND1; Schmitt-trigger + CMOS thresholds. |
| EN1 | Side A output enable | Active-high control: drives all A-side outputs into high-impedance when low - used for bus arbitration or power sequencing. |
| VDD2, GND2 | Side B power supply | Galvanically isolated secondary-side supply; independent voltage domain enables level shifting between domains. |
| B1–B4 | Side B digital I/O | Four isolated output/input pins referenced to VDD2/GND2; matched timing with A-side for synchronous data transfer. |
| EN2 | Side B output enable | Active-high control for B-side outputs; enables independent tri-state control of isolated peripherals or sensors. |
| SMb | Sleep mode control | Active-low pin that shuts down active circuitry on both sides while retaining isolation integrity; draws ≤750 µA in sleep. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation | Eliminates LED aging and temperature drift issues of optocouplers; provides stable 150 Mbps performance over full temperature range. |
| Reinforced IEC 60747-17 rating | Validated barrier withstand capability for functional safety applications including ISO 26262 ASIL-D system designs. |
| Input deglitch filter (36 ns) | Rejects sub-36 ns noise pulses on A/B inputs - essential for reliable operation near high-dV/dt IGBT switching nodes. |
| Tri-state outputs with EN1/EN2 | Enables multi-drop isolated buses and hot-swap capability without signal contention on shared lines. |
| AEC-Q100 Grade 0 qualification | Validated for automotive applications up to 125 °C ambient, including onboard chargers and battery disconnect units. |
Applications
| Industrial Motor Control | Automotive Battery Management |
|---|---|
|
Use Scenario: Isolating gate driver signals and current-sense feedback in 3-phase inverter stacks for HVAC compressors and servo drives. IC Role / Device Role / Timing Role: Provides bidirectional, low-latency isolation between MCU PWM outputs and IGBT/SiC gate drivers while synchronizing ADC sampling clocks across isolation barrier. Use Value: 10 ns propagation delay minimizes dead-time uncertainty; 6000 VRMS rating supports 690 VAC industrial bus compliance. |
Use Scenario: Isolating cell voltage monitoring and contactor control signals in high-voltage EV battery packs (up to 900 VDC). IC Role / Device Role / Timing Role: Transfers precision analog-to-digital conversion results and fault status from isolated slave controllers to main BMS MCU across reinforced barrier. Use Value: AEC-Q100 Grade 0 and –40 to 125 °C operation ensure reliability in under-chassis thermal environments. |
| Medical Isolated Power Supplies | Renewable Energy Inverters |
|
Use Scenario: Signal isolation in isolated DC-DC converters for patient-connected diagnostic equipment requiring 60601-1 compliance. IC Role / Device Role / Timing Role: Transfers PWM commands and feedback signals between primary-side controller and secondary-side sensing circuitry. Use Value: CSA 60601-1 and VDE 60747-17 reinforced certification eliminates need for additional system-level isolation validation. |
Use Scenario: Isolating communication between string-level optimizers and central inverter controllers in solar PV farms. IC Role / Device Role / Timing Role: Enables robust RS-485 or SPI communication across high-potential barriers in grounded-string architectures. Use Value: 100 kV/µs CMTI prevents data corruption during lightning-induced transients on long outdoor cable runs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM4401BRWZ | 4-channel, 100 Mbps, 5000 VRMS, SOIC-16, no sleep mode, non-AEC-Q100 | Lacks automotive qualification and 6000 VRMS rating; suitable for industrial but not traction inverter BOMs | Prefer SI86S640EB-AU where reinforced 6000 VRMS and AEC-Q100 are mandatory for safety certification. |
| ISO6741QDWR | 4-channel, 50 Mbps, 5000 VRMS, SOIC-16, no deglitch filter, no SMb pin | Lower speed and no input noise filtering; insufficient for high-frequency encoder or fast SPI interfaces | Choose SI86S640EB-AU when 150 Mbps, 36 ns deglitch, and sleep mode are required for power-constrained EV subsystems. |
Compared with ADUM4401BRWZ and ISO6741QDWR, SI86S640EB-AU uniquely combines AEC-Q100 Grade 0, 6000 VRMS reinforced isolation, 150 Mbps speed, and hardware sleep control - making it the only drop-in option for next-generation automotive BMS and industrial servo drives demanding functional safety and ultra-low standby power.
Availability
SI86S640EB-AU is available at Aetrix Electronics and suitable for automotive battery management systems, industrial motor control drives, and medical isolated power supplies requiring stable component supply across extended product lifecycles.
Supply support for SI86S640EB-AU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in high-performance analog semiconductors, specializing in RF, timing, and isolation technologies for wireless infrastructure, automotive, and industrial markets.
The Si86S6xx family was engineered specifically for high-reliability galvanic isolation in safety-critical systems - delivering RF-based timing precision, reinforced insulation, and automotive-grade robustness without optical degradation.
FAQ
What is the isolation voltage rating of the SI86S640EB-AU?
The SI86S640EB-AU is rated for 6000 VRMS isolation for 1 minute per UL 1577 and reinforced insulation per IEC 60747-17. This rating applies to the WB SOIC-16 package and is validated for continuous working voltages up to 1000 VAC in industrial systems and 800 VDC in automotive battery applications. The device maintains this rating across its full operating temperature range of –40 to 125 °C.
Does the SI86S640EB-AU support fail-safe operation during power loss?
Yes, the SI86S640EB-AU implements a selectable fail-safe mode, and the "E" suffix in the part number indicates default-low output behavior. When VDD1 or VDD2 falls below UVLO thresholds (1.98–2.12 V), outputs enter a known low state via internal 100 kΩ pulldowns - ensuring safe shutdown in BMS fault conditions and preventing unintended actuation in motor control systems.
Can the SI86S640EB-AU be used in automotive applications?
Yes, the SI86S640EB-AU is AEC-Q100 Grade 0 qualified and built using automotive-specific manufacturing flows. It supports operation from –40 to 125 °C ambient, includes PPAP documentation support, and meets IMDS/CAMDS reporting requirements - making it suitable for onboard chargers, battery disconnect units, and traction inverter control modules in BEV/HEV platforms.
What is the purpose of the SMb pin on the SI86S640EB-AU?
The SMb (Sleep Mode) pin on the SI86S640EB-AU is an active-low control that places the entire device into ultra-low-power sleep mode, reducing supply current to ≤750 µA per side. While asleep, one isolation channel remains active to monitor SMb state, enabling instant wake-up when the pin is released high or left open - ideal for intermittent sensor polling in energy-constrained EV subsystems.
How does the input deglitch filter function in the SI86S640EB-AU?
The SI86S640EB-AU includes a factory-configured 36 ns input deglitch filter on all channels. Any input pulse narrower than 36 ns is suppressed, preventing false triggering from EMI, switching noise, or contact bounce. Valid pulses pass through with a fixed 36 ns delay - a deterministic timing offset that simplifies timing budget analysis in safety-critical control loops.
SI86S640EB-AU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 4/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
SI86S640EB-AU FAQ
1.How can I place an order for SI86S640EB-AU through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S640EB-AU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S640EB-AU reliable?
The price and inventory of SI86S640EB-AU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S640EB-AU is usually 5 days.
3.What payment methods are accepted for SI86S640EB-AU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S640EB-AU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S640EB-AU?
SI86S640EB-AU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S640EB-AU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S640EB-AU?
For technical support, including SI86S640EB-AU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S640EB-AU requirements.
6.How does Aetrix verify that SI86S640EB-AU is sourced from the original manufacturer or authorized distributors?
All SI86S640EB-AU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S640EB-AU meets industry standards.
7.What is the process for return or replacement of SI86S640EB-AU?
All SI86S640EB-AU units undergo pre-shipment inspection (PSI). If there is an issue with SI86S640EB-AU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S640EB-AU part is unused and in its original packaging.
Return procedure for SI86S640EB-AU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S640EB-AU Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
