My Inquiry
My Account
Skyworks Solutions Inc. SI86S640EB-AUR
- Part No.:
- SI86S640EB-AUR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SI86S640EB-AUR.pdf
- Description:
- 2.5 KVRMS ISOLATOR, 4 UNIDIRECTI
- Quantity:
- Payment:
- Shipping:
Inventory:3,100
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S640EB-AUR from Skyworks Solutions is a 4-channel reinforced digital isolator with bidirectional signal isolation across an integrated semiconductor barrier. It delivers DC to 150 Mbps data rate, 10 ns typical propagation delay, and 6000 VRMS isolation rating in a WB SOIC-16 package. It operates from 2.25–5.5 V supplies and supports fail-safe default-high output mode - used in isolated ADC interfaces and battery management systems.
For engineers reviewing the SI86S640EB-AUR datasheet, SI86S640EB-AUR pinout, SI86S640EB-AUR application, or SI86S640EB-AUR equivalent, key selection criteria include reinforced IEC 60747-17 certification, AEC-Q100 qualification, Schmitt-trigger + CMOS input thresholds, tri-state outputs with enable, and 36 ns input deglitch filtering - all confirmed for this exact ordering part number.
Technical Context
The SI86S640EB-AUR implements RF-based on/off keying modulation across its isolation barrier, eliminating startup initialization and enabling robust noise immunity without optical components. Its architecture includes independent UVLO and reset circuits per side (VDD1/VDD2), with RSTB– threshold at ~1.7 V and tSTART of 0.3 ms.
It features four isolated bidirectional channels with dedicated EN1/EN2 enable inputs, selectable fail-safe output state (default high, per "E" suffix), and integrated 36 ns input deglitch filters - confirmed specifically for SI86S640EB-AUR in the Si86S64x family datasheet.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | DC to 150 Mbps - supports high-speed serial links including isolated SPI and QSPI interfaces. |
| Isolation Rating | 6000 VRMS for 1 minute - meets reinforced insulation requirements per UL 1577 and IEC 60747-17. |
| Propagation Delay | 10 ns typical - enables precise timing-critical applications such as motor control gate drive synchronization. |
| Supply Voltage | 2.25–5.5 V per side - allows interoperability with 3.3 V and 5 V logic domains without level shifters. |
| Input Deglitch Filter | 36 ns - rejects sub-36 ns noise pulses on all inputs, improving reliability in noisy industrial environments. |
| Fail-Safe Mode | Default high output - ensures known logic state during power loss on Side A while Side B remains powered. |
| Transient Immunity | ≥100 kV/µs - provides high CMTI performance for operation near high dv/dt switching nodes. |
Pinout & Package
SI86S640EB-AUR is housed in a wide-body SOIC-16 (WB SOIC-16) package with creepage/clearance optimized for 6000 VRMS reinforced isolation. Pin 1 is marked with a dot; pins 1–8 reside on Side A (input side), pins 9–16 on Side B (output side), separated by an internal semiconductor isolation barrier.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A power supply | Provides 2.25–5.5 V bias and ground reference for input-side logic and transmitter circuits. |
| A1–A4 | Side A digital I/O | Bidirectional isolated data channels; support Schmitt-trigger + CMOS thresholds for noise immunity. |
| EN1 | Side A output enable | Active-high control: drives all Side A outputs into high-impedance when low. |
| VDD2, GND2 | Side B power supply | Independent 2.25–5.5 V bias and ground for output-side logic and receiver circuits. |
| B1–B4 | Side B digital I/O | Corresponding isolated outputs/inputs mirroring A1–A4; fail-safe default state applies here. |
| EN2 | Side B output enable | Active-high control: places all Side B outputs in high-impedance when low. |
Key Features
| Feature | Design Value |
|---|---|
| No start-up initialization | RF modulation architecture enables immediate data transmission at power-on - eliminates boot delay in safety-critical systems. |
| Reinforced IEC 60747-17 rating | Validated barrier design meets stringent reinforced insulation requirements for medical (60601-1) and industrial (62368-1) end equipment. |
| Tri-state outputs with enable | EN1/EN2 pins allow synchronized bus contention control on both sides - essential for multi-master isolated communication buses. |
| Schmitt trigger + CMOS thresholds | Combines hysteresis (0.15 × VDD) with standard CMOS levels - rejects EMI-induced glitches while maintaining compatibility with common logic families. |
| AEC-Q100 qualified | Qualified to Grade 1 (–40°C to +125°C) with automotive-specific manufacturing flow - suitable for OBC, BMS, and traction inverter subsystems. |
Applications
| Isolated ADC Interface | Battery Management System (BMS) |
|---|---|
|
Use Scenario: Isolating analog-to-digital converter serial interface (e.g., SPI) between high-voltage battery stack monitoring and low-voltage MCU domain. IC Role / Device Role / Timing Role: Bidirectional digital isolator conveying clock, data, and chip select signals across 6000 VRMS barrier with <10 ns skew. Use Value: Enables safe, high-resolution voltage/current sampling in EV battery packs while meeting IEC 61000-4-5 surge immunity and reinforced insulation standards. |
Use Scenario: Isolating cell voltage measurement and balancing control signals between battery monitor ICs and main controller in 400–800 V BEV architectures. IC Role / Device Role / Timing Role: 4-channel isolator providing independent, fail-safe (default-high) signal paths for voltage readback, temperature sensing, and balance FET control. Use Value: Guarantees deterministic fault response during partial power loss and withstands >100 kV/µs transients in high dv/dt battery switching environments. |
| Industrial Motor Control | Onboard Charger (OBC) |
|
Use Scenario: Isolating PWM gate drive signals and feedback (current/voltage sense) between MCU and IGBT/SiC inverter stage in servo drives. IC Role / Device Role / Timing Role: Low-propagation-delay isolator synchronizing gate signals with current-sense ADC triggers to minimize dead-time uncertainty. Use Value: Reduces timing jitter to <3.5 ns pulse width distortion - critical for minimizing shoot-through risk and optimizing efficiency in high-frequency inverters. |
Use Scenario: Isolating digital control signals (e.g., enable, fault, status) between AC/DC front-end controller and DC/DC secondary-side regulation in EV onboard chargers. IC Role / Device Role / Timing Role: Reinforced isolator handling bidirectional communication across 6000 VRMS barrier with AEC-Q100 qualification for automotive-grade reliability. Use Value: Supports functional safety compliance (ISO 26262 ASIL-B) via certified insulation, transient immunity, and predictable fail-safe behavior during supply brownouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM140D0BRIZ | 4-channel, 150 Mbps, 3750 VRMS, SOIC-16, default-low fail-safe, no deglitch filter | Lacks 6000 VRMS rating and 36 ns input filtering - unsuitable for reinforced insulation or high-noise BMS applications | Select only if 3750 VRMS suffices and deglitching is handled externally. |
| ISO6741FDWR | 4-channel, 50 Mbps, 5000 VRMS, SOIC-16, default-high, no deglitch filter, lower CMTI (85 kV/µs) | Lower speed and transient immunity limit use in fast-switching inverters or high-CMTI OBC designs | Consider for cost-sensitive industrial automation where 50 Mbps and 5000 VRMS meet requirements. |
Compared with ADUM140D0BRIZ and ISO6741FDWR, SI86S640EB-AUR uniquely combines 6000 VRMS reinforced isolation, 150 Mbps speed, default-high fail-safe, and factory-integrated 36 ns deglitching - making it the only option qualified for AEC-Q100 Grade 1 automotive BMS and high-reliability industrial inverters requiring full IEC 60747-17 compliance.
Availability
SI86S640EB-AUR is available at Aetrix Electronics and suitable for battery management systems, isolated ADC/DAC interfaces, and industrial motor control applications requiring stable component supply, long-term lifecycle support, and automotive-grade traceability.
Supply support for SI86S640EB-AUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si86S6xx family was designed for high-reliability isolation in automotive and industrial systems - delivering reinforced insulation, AEC-Q100 qualification, and RF-based architecture to replace optocouplers in demanding environments.
FAQ
What is the isolation rating and safety certification status of SI86S640EB-AUR?
SI86S640EB-AUR is rated for 6000 VRMS isolation per UL 1577 for 1 minute and carries reinforced insulation certification per IEC 60747-17. It also meets CSA 62368-1 and 60601-1, and CQC GB4943.1 requirements. These certifications are explicitly listed in the official Skyworks datasheet revision 206553B for the SI86S640EB-AUR ordering part number.
Does SI86S640EB-AUR support fail-safe operation, and what is its default state?
Yes, SI86S640EB-AUR supports fail-safe operation with a default-high output state, indicated by the "E" in its part number. When Side A supply (VDD1) is unpowered but Side B (VDD2) remains active, outputs B1–B4 hold logic high - a behavior confirmed in Table 4 ("Si86S6x/Lx/Mx Logic Operation") of the SI86S640EB-AUR datasheet.
What is the purpose of the 36 ns input deglitch filter in SI86S640EB-AUR?
The 36 ns input deglitch filter in SI86S640EB-AUR suppresses noise pulses shorter than 36 ns on all A1–A4 and B1–B4 pins. This prevents false triggering from EMI or switching transients - a feature specifically enabled for SI86S640EB-AUR within the Si86S64x family, as documented in Section 3.4.5 of the datasheet.
How does SI86S640EB-AUR handle power-up and undervoltage conditions?
SI86S640EB-AUR incorporates independent UVLO and reset circuits per side. Outputs remain low for 0.3 ms after VDD rise until UVLO+ (~2.18 V) is exceeded, then follow inputs. If VDD drops below RSTB– (~1.7 V), a full reset occurs and configuration reloads upon recovery - behavior verified in Figure 9 and Table 4 of the SI86S640EB-AUR datasheet.
Is SI86S640EB-AUR qualified for automotive applications?
Yes, SI86S640EB-AUR is AEC-Q100 qualified (Grade 1, –40°C to +125°C) and built using automotive-specific manufacturing flows. It supports AIAG-compliant PPAP documentation and IMDS/CAMDS reporting - qualifications explicitly assigned to the SI86S640EB-AUR OPN in Skyworks' official product documentation.
SI86S640EB-AUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 4/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
SI86S640EB-AUR FAQ
1.How can I place an order for SI86S640EB-AUR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S640EB-AUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S640EB-AUR reliable?
The price and inventory of SI86S640EB-AUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S640EB-AUR is usually 5 days.
3.What payment methods are accepted for SI86S640EB-AUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S640EB-AUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S640EB-AUR?
SI86S640EB-AUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S640EB-AUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S640EB-AUR?
For technical support, including SI86S640EB-AUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S640EB-AUR requirements.
6.How does Aetrix verify that SI86S640EB-AUR is sourced from the original manufacturer or authorized distributors?
All SI86S640EB-AUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S640EB-AUR meets industry standards.
7.What is the process for return or replacement of SI86S640EB-AUR?
All SI86S640EB-AUR units undergo pre-shipment inspection (PSI). If there is an issue with SI86S640EB-AUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S640EB-AUR part is unused and in its original packaging.
Return procedure for SI86S640EB-AUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S640EB-AUR Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
