Skyworks Solutions Inc. SI86S640EB-IU
- Part No.:
- SI86S640EB-IU
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SI86S640EB-IU.pdf
- Description:
- 2.5 KVRMS ISOLATOR, 4 UNIDIRECTI
- Quantity:
- Payment:

- Shipping:

Inventory:1,762
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S640EB-IU from Skyworks Solutions is a 4-channel, reinforced digital isolator with 6000 VRMS isolation rating, 150 Mbps data rate, and 10 ns typical propagation delay. It features Schmitt-trigger + CMOS inputs, tri-state outputs with enable, selectable fail-safe mode (default high/low), and operates across –40 to 125 °C in industrial and automotive systems such as isolated ADC interfaces and battery management units.
For engineers reviewing the SI86S640EB-IU datasheet, SI86S640EB-IU pinout, SI86S640EB-IU application, or SI86S640EB-IU equivalent, key selection criteria include reinforced IEC 60747-17 certification, 2.25–5.5 V dual-supply operation, 36 ns input deglitch filtering, AEC-Q100 qualification, and WB SOIC-16 package compatibility with 8 mm creepage/clearance.
Technical Context
The SI86S640EB-IU implements RF-based on/off keying modulation across a semiconductor isolation barrier-eliminating startup initialization and enabling robust noise immunity. Its architecture supports independent side-A and side-B undervoltage lockout (UVLO) with 2.10–2.25 V thresholds and reset detection at ~1.7 V, ensuring deterministic behavior during power transients.
It integrates four unidirectional channels (A1–A4 to B1–B4), active-high enable pins (EN1/EN2), and failsafe output control via ordering option. The device includes 36 ns input deglitch filters-confirmed for SI86S64x variants-and supports tri-state output control without requiring external pull-ups or level shifters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed serial links including isolated SPI and QSPI buses. |
| Isolation rating | 6000 VRMS (1 min) - meets reinforced insulation requirements per UL 1577 and IEC 60747-17. |
| Propagation delay | 10 ns typical - enables precise timing-critical applications like motor control gate drivers. |
| Supply voltage | 2.25–5.5 V per side - allows interoperability with 3.3 V and 5 V logic domains without level translation. |
| Input filtering | 36 ns deglitch time - rejects sub-36 ns noise pulses on all four input channels, improving system reliability in EMI-heavy environments. |
| Temperature range | –40 to 125 °C - qualified for under-hood automotive and industrial ambient conditions. |
| CMTI | 100 kV/µs minimum - ensures stable operation during fast transient events in power electronics. |
Pinout & Package
SI86S640EB-IU is housed in a wide-body SOIC-16 (WB SOIC-16) package with 8.0 mm creepage and clearance, supporting 6000 VRMS isolation. Pinout follows Figure 2 of the datasheet for Si86S64x/L4x devices.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, VDD2 | Side A and Side B supply | Independent 2.25–5.5 V supplies; each requires 0.1 µF + 10 µF bypass capacitors placed near pins. |
| GND1, GND2 | Side A and Side B ground | Galvanically isolated grounds; no shared reference between sides. |
| A1–A4 | Side A digital inputs | CMOS/Schmitt-trigger inputs with 0.3×VDD low threshold and 0.7×VDD high threshold. |
| B1–B4 | Side B digital outputs | 50 Ω nominal output impedance; support tri-state via EN2; default state set by ordering option (E = default low). |
| EN1, EN2 | Active-high enable | EN1 controls A-side outputs; EN2 controls B-side outputs; both drive outputs to high-impedance when low. |
| NC | No connect | Pins 6 and 15 are not bonded; must remain unconnected per datasheet. |
Key Features
| Feature | Design Value |
|---|---|
| Reinforced safety certification | UL 1577 (6000 VRMS), VDE 60747-17, CSA 62368-1/60601-1 - eliminates need for external safety components in medical and industrial end-equipment. |
| Fail-safe output mode | Ordering suffix 'E' denotes default-low output during unpowered input condition - critical for safe shutdown in BMS and inverter control. |
| Input deglitch filtering | 36 ns fixed filter on all four inputs - suppresses EFT bursts and switching noise without software intervention or external RC networks. |
| No startup initialization | RF modulation architecture enables immediate data transmission after VDD stabilization - removes boot-time delays in real-time control loops. |
| AEC-Q100 Grade 1 | Qualified for automotive applications up to 125 °C ambient - supports onboard chargers, traction inverters, and battery electric vehicle subsystems. |
Applications
| Motor Control Gate Driver Isolation | Isolated ADC/DAC Interface |
|---|---|
Use Scenario: Isolating PWM signals and fault feedback between MCU and IGBT/SiC gate driver in servo drives and EV inverters. IC Role / Device Role / Timing Role: Four unidirectional channels transmit isolated PWM (A→B) and fault status (B→A), with 10 ns propagation delay preserving timing integrity. Use Value: Enables safe 6000 VRMS separation between low-voltage control logic and 600+ V power stages while maintaining <1% timing skew across channels. | Use Scenario: Interfacing isolated sigma-delta ADCs (e.g., AMC1306) or DACs to host microcontrollers in precision current sensing and power metering. IC Role / Device Role / Timing Role: Transmits serial data (SDO/SDI), clock (SCLK), and chip select (CS) across isolation barrier with 150 Mbps capability and 36 ns input filtering. Use Value: Prevents measurement corruption from high dv/dt noise in switch-mode power supplies, meeting IEC 61000-4-4 EFT immunity requirements. |
| Battery Management System (BMS) | Industrial PLC Digital I/O Isolation |
Use Scenario: Isolating cell monitoring IC communication (e.g., BQ796xx daisy-chain) and pack-level fault signals in automotive and ESS BMS stacks. IC Role / Device Role / Timing Role: Provides AEC-Q100 qualified, –40 to 125 °C operational isolation for UART or custom serial links between master controller and slave monitors. Use Value: Ensures fail-safe default-low output (suffix 'E') disables charging FETs during MCU power loss, satisfying ISO 26262 ASIL-C functional safety requirements. | Use Scenario: Isolating 24 V DC digital inputs/outputs in programmable logic controllers for factory automation and process control. IC Role / Device Role / Timing Role: Replaces optocouplers with 4-channel bidirectional-capable isolation (via EN1/EN2 control), supporting 10 kHz–1 MHz signal rates. Use Value: Reduces board space by 60% vs. discrete opto solutions and eliminates LED aging drift, extending mean time between failures (MTBF) beyond 1 million hours. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM140D0BRIZ | 4-channel, 150 Mbps, 3000 VRMS, SOIC-16 narrow body; no deglitch filter; 10.5 ns propagation delay. | Lacks reinforced 6000 VRMS rating and 36 ns input filtering; not AEC-Q100 qualified. | Choose for cost-sensitive industrial applications where 3000 VRMS suffices and EMI environment is mild. |
| ISO6741FDWR | 4-channel, 50 Mbps, 5000 VRMS, SOIC-16 wide body; integrated LDO; no deglitch filter; 16 ns propagation delay. | Lower speed and no input filtering; includes 3.3 V LDO but lacks AEC-Q100 and IEC 60747-17 certification. | Choose when local regulation is needed and data rate ≤50 Mbps; verify creepage compliance for 6000 VRMS system-level requirements. |
Compared with ADUM140D0BRIZ and ISO6741FDWR, SI86S640EB-IU delivers higher isolation (6000 VRMS), automotive qualification, and deterministic noise rejection via 36 ns deglitching-making it uniquely suited for safety-critical, high-noise, high-voltage applications where reliability cannot be compromised.
Availability
SI86S640EB-IU is available at Aetrix Electronics and suitable for industrial automation systems, battery management systems, and isolated switch mode supplies requiring stable component supply, long-term lifecycle support, and certified reinforced isolation.
Supply support for SI86S640EB-IU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si86S6xx family was designed specifically for high-reliability, high-speed digital isolation in automotive, industrial, and medical systems-emphasizing safety certification, noise immunity, and extended temperature operation.
FAQ
What is the isolation rating and safety certification status of SI86S640EB-IU?
SI86S640EB-IU is rated for 6000 VRMS isolation per UL 1577 (1 minute) and carries reinforced insulation certification per VDE 60747-17, CSA 62368-1, and CQC GB4943.1. These certifications are fully documented in Skyworks' safety file and apply directly to the SI86S640EB-IU part number in its WB SOIC-16 package.
Does SI86S640EB-IU require external bypass capacitors, and if so, what values?
Yes, SI86S640EB-IU requires two bypass capacitors per side: a 0.1 µF ceramic capacitor and a 10 µF bulk capacitor placed between VDD1/GND1 and VDD2/GND2. These must be located as close as possible to the respective supply pins to ensure stable operation and meet EMC requirements per the SI86S6xx datasheet Section 3.2.1.
What does the 'E' in SI86S640EB-IU indicate, and how does it affect output behavior?
The 'E' in SI86S640EB-IU specifies the default-low fail-safe output option. When the input-side supply (VDD1) is unpowered but the output-side supply (VDD2) remains active, all B1–B4 outputs default to logic low-ensuring safe deactivation of downstream circuitry such as gate drivers or relay controls.
Is SI86S640EB-IU compatible with 3.3 V and 5 V logic levels on both sides simultaneously?
Yes, SI86S640EB-IU supports independent 2.25–5.5 V operation on VDD1 and VDD2. This allows direct interface with 3.3 V MCUs on Side A and 5 V peripheral logic on Side B-or vice versa-without external level shifters, thanks to its CMOS/Schmitt-trigger input thresholds referenced to each side's VDD.
What is the purpose of the 36 ns input deglitch filter in SI86S640EB-IU, and is it enabled by default?
The 36 ns input deglitch filter is built into SI86S640EB-IU and is always active on all four A-side inputs. It rejects noise pulses shorter than 36 ns-such as those from EFT bursts or power supply switching-preventing false triggering while adding only 36 ns deterministic delay to valid signals.
SI86S640EB-IU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- No
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 4/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 100kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 14ns, 14ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
SI86S640EB-IU FAQ
1.How can I place an order for SI86S640EB-IU through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S640EB-IU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S640EB-IU reliable?
The price and inventory of SI86S640EB-IU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S640EB-IU is usually 5 days.
3.What payment methods are accepted for SI86S640EB-IU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S640EB-IU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S640EB-IU?
SI86S640EB-IU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S640EB-IU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S640EB-IU?
For technical support, including SI86S640EB-IU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S640EB-IU requirements.
6.How does Aetrix verify that SI86S640EB-IU is sourced from the original manufacturer or authorized distributors?
All SI86S640EB-IU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S640EB-IU meets industry standards.
7.What is the process for return or replacement of SI86S640EB-IU?
All SI86S640EB-IU units undergo pre-shipment inspection (PSI). If there is an issue with SI86S640EB-IU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S640EB-IU part is unused and in its original packaging.
Return procedure for SI86S640EB-IU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S640EB-IU Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
