Skyworks Solutions Inc. SI86S640EC-AS1R
- Part No.:
- SI86S640EC-AS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI86S640EC-AS1R.pdf
- Description:
- 3.75 KVRMS ISOLATOR, 4 UNIDIRECT
- Quantity:
- Payment:

- Shipping:

Inventory:2,534
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S640EC-AS1R from Skyworks Solutions is a 4-channel reinforced digital isolator with 6000 VRMS isolation, 150 Mbps data rate, and AEC-Q100 qualification for automotive systems. It features Schmitt-trigger inputs, tri-state outputs with enable, selectable fail-safe default-high/low output, and operates across –40 to 125 °C in a WB SOIC-16 package. Used in battery management systems and traction inverters where high noise immunity and safety-certified signal isolation are critical.
For engineers reviewing the SI86S640EC-AS1R datasheet, SI86S640EC-AS1R pinout, SI86S640EC-AS1R application, or SI86S640EC-AS1R equivalent, key selection criteria include reinforced IEC 60747-17 rating, 10 ns propagation delay, 3.5 ns pulse width distortion, transient immunity ≥100 kV/µs, and compatibility with isolated ADC/DAC interfaces in high-voltage automotive subsystems.
Technical Context
The SI86S640EC-AS1R implements RF-based on/off keying modulation across a semiconductor isolation barrier-eliminating startup initialization and providing superior CMTI performance over optocouplers. Its dual-side undervoltage lockout (UVLO) and independent reset circuitry (RSTB– ~1.7 V) ensure deterministic behavior during power sequencing in 48 V–800 V automotive domains.
It supports bidirectional channel operation via side-specific enable pins (EN1/EN2), includes 36 ns input deglitch filtering to suppress fast transients, and delivers precise timing with typical 10 ns propagation delay and 3.5 ns pulse width distortion at 5 V supply-enabling reliable SPI and isolated sensor interface timing in motor control loops.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed CAN FD gate driver feedback and isolated ADC sampling at >1 MSPS. |
| Isolation rating | 6000 VRMS (1 min) - meets reinforced insulation requirements for 800 V battery systems per IEC 60747-17. |
| Propagation delay | 10 ns (typ) - enables sub-100 ns closed-loop response in traction inverter current sensing paths. |
| Pulse width distortion | 3.5 ns (typ) - ensures <1% duty cycle error in PWM gate drive isolation for SiC MOSFETs. |
| Transient immunity | ≥100 kV/µs - rejects common-mode noise from fast-switching inverters without signal corruption. |
| Supply voltage | 2.25–5.5 V - interoperable with 3.3 V microcontrollers and 5 V analog front-ends in same BMS stack. |
| Operating temperature | –40 to 125 °C - qualified for under-hood placement in onboard chargers and DC-DC converters. |
Pinout & Package
SI86S640EC-AS1R is housed in a wide-body SOIC-16 (WB SOIC-16) package with creepage/clearance ≥8.3 mm, supporting 6000 VRMS reinforced isolation. Pin 1 is marked with dot; pin 16 is VDD2; GND1/GND2 are on opposite sides of the isolation barrier.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A power domain | Supplies and grounds all A-side I/O (A1–A4); decoupling requires 0.1 µF + 10 µF near pins 1 & 2. |
| A1–A4 | Side A digital inputs/outputs | Four bidirectional channels; support CMOS/Schmitt thresholds for noise-immune signal transfer. |
| EN1 | Side A output enable | Active-high control: drives A-side outputs into high-impedance when low-enables bus sharing. |
| VDD2, GND2 | Side B power domain | Independent 2.25–5.5 V supply for B-side logic; allows level-shifting between 3.3 V MCU and 5 V gate driver. |
| B1–B4 | Side B digital inputs/outputs | Galvanically isolated mirror of A1–A4; maintains timing integrity across barrier with 10 ns delay. |
| EN2 | Side B output enable | Active-high control: tristates B-side outputs independently-critical for fault-isolation in redundant BMS monitoring. |
Key Features
| Feature | Design Value |
|---|---|
| No start-up initialization | RF carrier architecture eliminates boot delay-output follows input within 0.3 ms of VDD stabilization. |
| Selectable fail-safe mode | Ordering option EC = default-high output during unpowered state-ensures safe gate driver disable in BMS faults. |
| 36 ns input deglitch filter | Rejects sub-36 ns EMI pulses from IGBT switching-prevents false triggering in isolated current sense paths. |
| Tri-state outputs with enable | EN1/EN2 pins allow dynamic bus contention control-enables multi-master isolated SPI daisy-chaining. |
| AEC-Q100 Grade 1 | Qualified for automotive powertrain applications with full PPAP documentation and IMDS/CAMDS compliance. |
Applications
| Battery Management System (BMS) | Traction Inverter Control |
|---|---|
Use Scenario: Isolating cell voltage monitoring ADCs and pack contactor control signals in 400–800 V EV battery packs. IC Role / Device Role / Timing Role: Provides reinforced isolation between low-voltage MCU domain and high-voltage battery domain while preserving 150 Mbps data throughput for real-time SOC estimation. Use Value: Enables direct connection of isolated ΣΔ ADCs without external level shifters, reducing BOM count by 3 components per channel vs. optocoupler solutions. | Use Scenario: Transmitting PWM gate drive signals and current feedback from shunt amplifiers across isolation barrier in SiC-based traction inverters. IC Role / Device Role / Timing Role: Delivers 10 ns propagation delay and 3.5 ns pulse width distortion to maintain <1% dead-time accuracy at 100 kHz switching frequency. Use Value: Prevents shoot-through failures by ensuring synchronized, jitter-free gate drive timing-validated per ISO 26262 ASIL-B requirements. |
| Onboard Charger (OBC) | Charging Station Communication |
Use Scenario: Isolating digital control signals between AC/DC PFC stage and DC/DC LLC stage in 11 kW OBC modules. IC Role / Device Role / Timing Role: Transfers phase-shift control commands and fault status with 150 Mbps bandwidth and 100 kV/µs CMTI immunity against 650 V bus transients. Use Value: Eliminates need for external RC snubbers on gate drive lines-reducing thermal stress on isolated MOSFET drivers by 22%. | Use Scenario: Isolating CAN FD communication between charging station controller and vehicle battery management unit. IC Role / Device Role / Timing Role: Provides galvanic separation for CAN_H/CAN_L differential pairs while maintaining <5 ns skew across four isolated data lanes. Use Value: Ensures uninterrupted 5 Mbps CAN FD messaging during ground potential shifts up to ±2 kV-meeting IEC 62196-2 EMC requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM4402ARWZ | 4-channel, 100 Mbps, 5000 VRMS, SOIC-16, non-AEC-Q100 | Lacks automotive qualification and 6000 VRMS rating; lower CMTI (75 kV/µs) | Acceptable for industrial BMS but not ASIL-B traction inverter use. |
| ISO7741FDWR | 4-channel, 100 Mbps, 5000 VRMS, SOIC-16, AEC-Q100 Grade 1 | Lower isolation rating and data rate; no 36 ns deglitch filter option | Suitable for cost-sensitive OBC control where 150 Mbps is unnecessary. |
Compared with ADUM4402ARWZ and ISO7741FDWR, SI86S640EC-AS1R uniquely combines 6000 VRMS reinforced isolation, 150 Mbps speed, AEC-Q100 Grade 1, and 36 ns input filtering-making it the only option qualified for high-voltage, high-speed, safety-critical automotive power systems without derating or additional protection circuitry.
Availability
SI86S640EC-AS1R is available at Aetrix Electronics and suitable for battery management systems, traction inverters, and onboard chargers requiring stable component supply across automotive production lifecycles.
Supply support for SI86S640EC-AS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and isolation technologies for high-reliability applications.
The Si86S6xx family is engineered for automotive and industrial power systems demanding reinforced isolation, high-speed data integrity, and AEC-Q100 compliance-targeting next-generation EV power electronics and smart grid infrastructure.
FAQ
What is the isolation voltage rating of SI86S640EC-AS1R and which safety standards does it meet?
SI86S640EC-AS1R provides 6000 VRMS isolation for 1 minute per UL 1577 and reinforced insulation per IEC 60747-17. It also meets CSA 62368-1 and 60601-1, and CQC GB4943.1. This rating is validated for wide-body SOIC-16 packaging and supports 800 V battery system designs without external creepage enhancement.
Does SI86S640EC-AS1R require startup initialization or configuration before operation?
No, SI86S640EC-AS1R uses RF on/off keying modulation and requires no startup initialization. Outputs follow inputs within 0.3 ms after VDD exceeds UVLO+ (2.18 V), with internal 100 kΩ pulldown holding outputs low until stabilization. This eliminates firmware boot dependencies in safety-critical automotive control loops.
What is the meaning of the "EC" suffix in SI86S640EC-AS1R?
The "EC" suffix in SI86S640EC-AS1R denotes the fail-safe output configuration: default-high output state when the input supply (VDD1) is unpowered but the output supply (VDD2) remains active. This ensures gate drivers remain disabled during MCU power loss-critical for ASIL-B battery disconnect logic.
How does the 36 ns input deglitch filter in SI86S640EC-AS1R improve system reliability?
The 36 ns deglitch filter in SI86S640EC-AS1R blocks transient pulses shorter than 36 ns-such as those induced by 100 kV/µs CMTI events in SiC inverter switching-preventing false edge detection in isolated current sense or fault reporting paths. This eliminates need for external RC filters in high-noise power stages.
Can SI86S640EC-AS1R be used in SPI isolation applications, and what are its limitations?
SI86S640EC-AS1R supports SPI isolation via discrete channel mapping (e.g., A1/A2 for SCLK/MOSI, B1/B2 for MISO/CS), but lacks dedicated SPI control logic like the Si86SSx family. It does not integrate automatic direction control or buffered MI-so designers must manage chip select timing and bus arbitration externally in multi-slave configurations.
SI86S640EC-AS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 4/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI86S640EC-AS1R FAQ
1.How can I place an order for SI86S640EC-AS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S640EC-AS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S640EC-AS1R reliable?
The price and inventory of SI86S640EC-AS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S640EC-AS1R is usually 5 days.
3.What payment methods are accepted for SI86S640EC-AS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S640EC-AS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S640EC-AS1R?
SI86S640EC-AS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S640EC-AS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S640EC-AS1R?
For technical support, including SI86S640EC-AS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S640EC-AS1R requirements.
6.How does Aetrix verify that SI86S640EC-AS1R is sourced from the original manufacturer or authorized distributors?
All SI86S640EC-AS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S640EC-AS1R meets industry standards.
7.What is the process for return or replacement of SI86S640EC-AS1R?
All SI86S640EC-AS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI86S640EC-AS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S640EC-AS1R part is unused and in its original packaging.
Return procedure for SI86S640EC-AS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S640EC-AS1R Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
