Skyworks Solutions Inc. SI86S640EC-IS1R
- Part No.:
- SI86S640EC-IS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI86S640EC-IS1R.pdf
- Description:
- 3.75 KVRMS ISOLATOR, 4 UNIDIRECT
- Quantity:
- Payment:

- Shipping:

Inventory:2,876
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S640EC-IS1R from Skyworks Solutions is a 4-channel reinforced digital isolator with bidirectional signal isolation across an integrated semiconductor barrier. It delivers DC–150 Mbps data rate, 10 ns typical propagation delay, and 6000 VRMS isolation rating in a WB SOIC-16 package. It operates from 2.25–5.5 V supplies on both sides and supports fail-safe default-high output mode for industrial motor control and isolated ADC interfaces.
For engineers reviewing the SI86S640EC-IS1R datasheet, SI86S640EC-IS1R pinout, SI86S640EC-IS1R application, or SI86S640EC-IS1R equivalent, key selection criteria include reinforced IEC 60747-17 certification, AEC-Q100 qualification, 100 kV/µs CMTI, tri-state output enable, and Schmitt-trigger + CMOS input thresholds for high-noise environments.
Technical Context
The SI86S640EC-IS1R implements RF-based on/off keying modulation across its isolation barrier-replacing legacy optocoupler architectures with superior noise immunity, no start-up initialization, and stable timing under voltage transients. Each channel integrates independent transmitter (HF XMTR) and receiver (HF RCVR) circuits with internal RF oscillator and demodulator.
It features dual-side undervoltage lockout (UVLO+ = 2.18 V, UVLO– = 2.05 V), reset detection at ~1.7 V (RSTB), and configurable fail-safe output state during unpowered conditions. The device supports simultaneous operation of all four channels with side-specific enable pins (EN1/EN2) and maintains precise timing even at 125 °C ambient.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed serial links including isolated SPI and QSPI interfaces without external clock recovery. |
| Propagation delay | 10 ns typical - enables tight timing budgets in real-time motor control and power converter feedback loops. |
| Isolation rating | 6000 VRMS for 1 minute - meets reinforced insulation requirements per UL 1577 and IEC 60747-17 for industrial and automotive safety-critical systems. |
| Supply voltage | 2.25–5.5 V per side - allows interoperability with 3.3 V and 5 V logic domains without level shifters. |
| CMTI | ≥100 kV/µs - ensures reliable operation in high-dV/dt environments such as traction inverters and SMPS gate drivers. |
| Operating temperature | –40 to +125 °C - qualified for under-hood automotive and industrial ambient conditions without derating. |
| Fail-safe mode | Default high-output (EC suffix) - guarantees known logic state on Side B when Side A supply is lost, critical for safe shutdown sequencing. |
Pinout & Package
SI86S640EC-IS1R is housed in a wide-body SOIC-16 (WB SOIC-16) package with creepage/clearance optimized for 6000 VRMS working voltage. Pin 1 is marked with a dot; the isolation barrier separates Side A (pins 1–8) and Side B (pins 9–16).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A power supply | Provides bias for A-side inputs and transmitters; requires 0.1 µF + 10 µF local bypass. |
| A1–A4 | Side A digital I/O | Four unidirectional input channels driving HF XMTR circuits; accept CMOS/Schmitt thresholds. |
| EN1 | Side A output enable | Active-high control: drives all A-side outputs into high-impedance when low, enabling bus sharing. |
| VDD2, GND2 | Side B power supply | Independent bias for B-side receivers and outputs; galvanically isolated from VDD1/GND1. |
| B1–B4 | Side B digital I/O | Four unidirectional output channels driven by HF RCVR; 50 Ω nominal output impedance. |
| EN2 | Side B output enable | Active-high control: places B-side outputs in tri-state, allowing multiple isolators on shared bus. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates LED aging and temperature drift; achieves stable 10 ns propagation delay across –40 to +125 °C. |
| Reinforced IEC 60747-17 rating | Validated for end-equipment compliance in medical (60601-1) and industrial (62368-1) safety standards. |
| Tri-state output enable (EN1/EN2) | Enables multi-drop isolated buses and prevents contention during system reset or configuration phases. |
| Schmitt-trigger + CMOS input thresholds | Provides >0.15 × VDD input hysteresis, rejecting fast EFT bursts and common-mode noise up to 100 kV/µs. |
| AEC-Q100 Grade 1 qualification | Validated for automotive applications including onboard chargers and battery management systems. |
| Fail-safe default-high output (EC suffix) | Guarantees B-side outputs drive high during A-side power loss-critical for fault signaling in motor drives. |
Applications
| Industrial Motor Control | Isolated ADC Interface |
|---|---|
|
Use Scenario: Gate driver signal isolation in 3-phase inverter stacks for servo and pump drives. IC Role / Device Role / Timing Role: Transmits PWM enable and fault signals across isolation barrier with <10 ns skew between channels. Use Value: Enables precise synchronous switching while meeting IEC 61800-5-1 reinforced insulation requirements. |
Use Scenario: Isolating serial interface between microcontroller and sigma-delta ADC in current sensing modules. IC Role / Device Role / Timing Role: Carries SPI clock and data across barrier at up to 20 MHz with deterministic latency. Use Value: Prevents ground loop noise from corrupting 16-bit+ measurement accuracy in high-voltage systems. |
| Onboard Charger (OBC) | Traction Inverter Control |
|
Use Scenario: Isolating communication between AC/DC controller and DC/DC secondary side in EV charging systems. IC Role / Device Role / Timing Role: Transfers status, fault, and handshake signals with fail-safe default-high behavior during primary-side brownout. Use Value: Ensures safe shutdown sequence initiation when mains input fails, satisfying ISO 17409 requirements. |
Use Scenario: Transmitting gate drive enable/disable and DESAT feedback from IGBT modules to MCU in hybrid electric vehicles. IC Role / Device Role / Timing Role: Delivers <10 ns propagation delay and >100 kV/µs CMTI to survive high dV/dt switching transients. Use Value: Prevents false triggering of protection circuits and maintains functional safety integrity per ASIL-B. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM4402ARWZ | 4-channel, 100 Mbps, 5000 VRMS, SOIC-16, default-low fail-safe | Lacks AEC-Q100 qualification; lower CMTI (75 kV/µs); not rated for 6000 VRMS systems | Select when cost sensitivity outweighs automotive qualification and 6 kVRMS requirement. |
| ISO6741QDWR | 4-channel, 50 Mbps, 5000 VRMS, SOIC-16, default-high fail-safe, automotive-grade | Lower data rate limits use in high-speed SPI/QSPI; smaller isolation margin (5 kVRMS vs. 6 kVRMS) | Prefer for space-constrained automotive modules where 50 Mbps suffices and 6 kVRMS is not mandated. |
Compared with SI86S640EC-IS1R, ADUM4402ARWZ offers lower cost but lacks AEC-Q100 and 6000 VRMS rating, while ISO6741QDWR meets automotive requirements but trades speed and isolation margin for footprint and power efficiency.
Availability
SI86S640EC-IS1R is available at Aetrix Electronics and suitable for industrial motor control, onboard chargers, and traction inverter designs requiring stable component supply, long-term lifecycle support, and certified reinforced isolation.
Supply support for SI86S640EC-IS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si86S6xx family was designed specifically for high-reliability industrial and automotive isolation needs-emphasizing reinforced safety certification, extreme temperature operation, and RF-based timing stability over legacy optocouplers.
FAQ
What is the isolation rating and safety certification status of SI86S640EC-IS1R?
SI86S640EC-IS1R provides 6000 VRMS isolation for 1 minute per UL 1577 and is certified to IEC 60747-17 (reinforced insulation). It also meets CSA 62368-1 and 60601-1, VDE 60747-17, and CQC GB4943.1 standards. These certifications are fully documented in Skyworks' safety file and apply directly to the SI86S640EC-IS1R part number in WB SOIC-16 packaging.
Does SI86S640EC-IS1R require external components for stable operation?
Yes, SI86S640EC-IS1R requires 0.1 µF and 10 µF bypass capacitors on both VDD1–GND1 and VDD2–GND2 pairs, placed as close as possible to the pins. No pull-up/down resistors are needed on inputs due to built-in Schmitt triggers and CMOS thresholds, but series termination (50–300 Ω) is recommended on noisy PCB traces to suppress reflections.
How does the fail-safe default-high mode function in SI86S640EC-IS1R during power loss?
In SI86S640EC-IS1R, the "EC" suffix denotes default-high fail-safe mode. When Side A (input side) loses power while Side B remains powered, all B1–B4 outputs drive high after UVLO release. This behavior is guaranteed by internal circuitry and verified per Table 4 in the datasheet, enabling safe fault signaling in motor control and power supply monitoring.
Can SI86S640EC-IS1R support bidirectional communication like SPI?
No-SI86S640EC-IS1R is a 4-channel unidirectional isolator (A1→B1, A2→B2, etc.). For SPI isolation, Skyworks offers dedicated parts like SI86SS41 or SI86SS51. SI86S640EC-IS1R is intended for forward-only signal paths such as PWM enable, fault flags, or status bits where directionality is fixed and timing-critical.
What is the maximum data rate and propagation delay specification for SI86S640EC-IS1R?
SI86S640EC-IS1R supports DC to 150 Mbps data rate with 10 ns typical propagation delay (measured from input 50% to output 50%). Pulse width distortion is 3.5 ns typical, and channel-to-channel skew is ≤2 ns. These values are specified at VDD = 5.0 V, TA = 25 °C, and apply across the full –40 to +125 °C operating range per datasheet Table 12.
SI86S640EC-IS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- No
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 4/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 100kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 14ns, 14ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI86S640EC-IS1R FAQ
1.How can I place an order for SI86S640EC-IS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S640EC-IS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S640EC-IS1R reliable?
The price and inventory of SI86S640EC-IS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S640EC-IS1R is usually 5 days.
3.What payment methods are accepted for SI86S640EC-IS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S640EC-IS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S640EC-IS1R?
SI86S640EC-IS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S640EC-IS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S640EC-IS1R?
For technical support, including SI86S640EC-IS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S640EC-IS1R requirements.
6.How does Aetrix verify that SI86S640EC-IS1R is sourced from the original manufacturer or authorized distributors?
All SI86S640EC-IS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S640EC-IS1R meets industry standards.
7.What is the process for return or replacement of SI86S640EC-IS1R?
All SI86S640EC-IS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI86S640EC-IS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S640EC-IS1R part is unused and in its original packaging.
Return procedure for SI86S640EC-IS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S640EC-IS1R Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
