Skyworks Solutions Inc. SI86S640EE-AS2R
- Part No.:
- SI86S640EE-AS2R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI86S640EE-AS2R.pdf
- Description:
- 6.0 KVRMS ISOLATOR, 4 UNIDIRECTI
- Quantity:
- Payment:

- Shipping:

Inventory:4,794
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S640EE-AS2R from Skyworks Solutions is a 4-channel, reinforced digital isolator with bidirectional signal isolation across an integrated semiconductor barrier. It supports DC to 150 Mbps data rates, delivers 10 ns typical propagation delay, and provides 6000 VRMS isolation rating in a WB SOIC-16 package. It operates from 2.25–5.5 V supplies and is AEC-Q100 qualified for automotive battery management systems.
For engineers reviewing the SI86S640EE-AS2R datasheet, SI86S640EE-AS2R pinout, SI86S640EE-AS2R application, or SI86S640EE-AS2R equivalent, key selection criteria include its reinforced IEC 60747-17 rating, fail-safe default-low output mode (indicated by "E" suffix), 36 ns input deglitch filter, and compatibility with isolated SPI peripheral interfaces in high-noise motor control and onboard charger designs.
Technical Context
The SI86S640EE-AS2R implements RF-based on/off keying modulation across a monolithic semiconductor isolation barrier-eliminating startup initialization and enabling robust noise immunity. Its four independent channels support configurable directionality via external enable pins (EN1/EN2) and feature Schmitt-trigger + CMOS threshold inputs for enhanced EMI rejection.
It integrates undervoltage lockout (UVLO) with 2.10–2.25 V rising threshold per side, reset detection at ~1.7 V, and a 100 kΩ weak pulldown during unpowered states. The device supports fail-safe operation where outputs default to logic low when VDD1 is unpowered but VDD2 remains active-confirmed by the "E" ordering code.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - enables high-speed serial links such as isolated SPI clock domains and real-time motor control feedback. |
| Propagation delay | 10 ns typical - ensures tight timing alignment between isolated controller and power stage signals. |
| Isolation rating | 6000 VRMS - meets reinforced insulation requirements for 400–800 V battery systems per IEC 62368-1 and IEC 60601-1. |
| Supply voltage | 2.25–5.5 V - supports direct interface with 3.3 V and 5 V logic domains without level-shifting. |
| Input deglitch | 36 ns filter - suppresses transient noise pulses common in gate driver feedback paths and current-sense amplifier outputs. |
| Fail-safe mode | Default low output - guarantees safe shutdown state of downstream drivers during primary-side power loss. |
| Transient immunity | ≥100 kV/µs - maintains signal integrity in high-dV/dt environments like SiC/GaN inverter switching nodes. |
Pinout & Package
SI86S640EE-AS2R is housed in a wide-body SOIC-16 (WB SOIC-16) package with creepage/clearance ≥8.3 mm, rated for 6000 VRMS isolation per UL 1577. Pin assignments follow Figure 2 of the datasheet for Si86S64x/L4x devices.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A supply pair | Power and ground for primary-side logic interface; bypass requires 0.1 µF + 10 µF capacitors. |
| A1–A4 | Side A digital I/O | Four isolated input/output channels on primary side; Schmitt-trigger + CMOS thresholds ensure noise margin >0.15×VDD. |
| EN1 | Side A output enable | Active-high control: drives all A-side outputs into high-impedance when low-enables bus sharing and power sequencing. |
| VDD2, GND2 | Side B supply pair | Independent secondary-side supply domain; supports galvanic separation for fault containment. |
| B1–B4 | Side B digital I/O | Corresponding isolated channels on secondary side; output impedance ≈50 Ω for controlled-impedance PCB routing. |
| EN2 | Side B output enable | Active-high control for B-side outputs; allows synchronized tri-state control across both sides. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates LED aging and temperature drift issues of optocouplers; no start-up initialization required. |
| Reinforced IEC 60747-17 rating | Validated for lifetime reliability in safety-critical automotive and medical applications up to 125 °C ambient. |
| Selectable fail-safe output | "E" suffix denotes default-low behavior-ensures gate drivers disable safely during MCU power loss. |
| 36 ns input deglitch filter | Rejects sub-36 ns noise spikes from high-frequency switching transients without affecting signal integrity. |
| AEC-Q100 Grade 1 qualification | Guarantees operation from –40 °C to +125 °C junction temperature under automotive stress conditions. |
Applications
| Motor Control Feedback Isolation | Onboard Charger Communication |
|---|---|
Use Scenario: Isolating encoder position signals and current-sense amplifier outputs from a 3-phase inverter's high-voltage domain. IC Role / Device Role / Timing Role: Bidirectional digital isolator providing timing-critical feedback path with 10 ns propagation delay and 150 Mbps capability. Use Value: Enables precise field-oriented control (FOC) by preserving signal fidelity across 6000 VRMS barrier while rejecting >100 kV/µs transients. | Use Scenario: Isolating CAN or UART communication between OBC microcontroller and high-voltage DC-DC converter controller. IC Role / Device Role / Timing Role: Four-channel isolator supporting dual UART lanes and status signaling with fail-safe default-low outputs. Use Value: Prevents fault propagation during primary-side brownout; maintains safe communication state without external supervision. |
| Battery Management System (BMS) | Isolated ADC Interface |
Use Scenario: Isolating cell monitoring IC (e.g., LTC6813) digital interface from main BMS MCU in 400–800 V traction battery packs. IC Role / Device Role / Timing Role: Digital isolator handling daisy-chained SPI clock/data lines with 36 ns input filtering to suppress switching noise. Use Value: Ensures accurate voltage/temperature sampling by rejecting high-frequency noise from adjacent power modules. | Use Scenario: Isolating SAR ADC serial interface (e.g., ADS8688) in isolated switch-mode power supplies. IC Role / Device Role / Timing Role: Low-propagation-delay isolator preserving timing accuracy for high-resolution analog-to-digital conversion. Use Value: Maintains <1 LSB error in 16-bit conversions by limiting jitter contribution to <100 ps RMS. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM4402ARWZ | 4-channel, 100 Mbps, 5000 VRMS, 15 ns propagation delay, no deglitch filter | Lacks 36 ns input filtering and 6000 VRMS rating; not AEC-Q100 qualified | Preferred for industrial PLCs where lower isolation voltage suffices and cost sensitivity outweighs automotive compliance. |
| ISO6741FDWR | 4-channel, 50 Mbps, 5000 VRMS, 25 ns propagation delay, no fail-safe option | Lower speed and no default-low configuration; uses capacitive isolation instead of RF | Suitable for non-safety-critical 24 V control systems where reduced data rate and simplified qualification are acceptable. |
Compared with ADUM4402ARWZ and ISO6741FDWR, SI86S640EE-AS2R offers superior high-speed performance (150 Mbps), higher isolation (6000 VRMS), built-in 36 ns deglitching, and automotive-grade fail-safe behavior-making it optimal for EV traction inverters and OBCs requiring functional safety assurance.
Availability
SI86S640EE-AS2R is available at Aetrix Electronics and suitable for battery management systems, onboard chargers, and motor control applications requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant sourcing.
Supply support for SI86S640EE-AS2R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and isolation technologies for high-reliability applications.
The Si86S6xx family was designed specifically for automotive and industrial systems demanding reinforced isolation, high CMTI, and fail-safe behavior-including traction inverters, BMS, and isolated power supplies.
FAQ
What does the "E" in SI86S640EE-AS2R indicate?
The "E" suffix in SI86S640EE-AS2R specifies the fail-safe output configuration where outputs default to logic low when the input-side supply (VDD1) is unpowered but the output-side supply (VDD2) remains active. This behavior is confirmed in Table 4 of the datasheet and ensures safe shutdown of downstream gate drivers or protection circuits during primary-side power loss-critical for automotive battery management and traction inverter safety.
Does SI86S640EE-AS2R support SPI isolation?
Yes, SI86S640EE-AS2R supports isolated SPI communication through its four independent bidirectional channels. While not a dedicated SPI isolator like the Si86SSx series, it can implement full-duplex or half-duplex SPI interfaces by assigning A1/B1 for SCLK, A2/B2 for MOSI/MISO, and A3/B3 for CS-leveraging its 150 Mbps data rate and 10 ns propagation delay to maintain timing integrity across the isolation barrier.
What is the purpose of the 36 ns input deglitch filter in SI86S640EE-AS2R?
The 36 ns input deglitch filter in SI86S640EE-AS2R removes narrow noise pulses-such as those induced by SiC/GaN switching transients or ESD events-that are shorter than 36 ns. This prevents false triggering of isolated logic signals while preserving valid data edges, directly improving system robustness in high-dV/dt environments like motor drives and onboard chargers without adding external RC filtering.
Is SI86S640EE-AS2R compatible with 3.3 V and 5 V logic levels?
Yes, SI86S640EE-AS2R operates across a 2.25–5.5 V supply range on both sides and features CMOS-compatible input thresholds (VIH = 0.7×VDD, VIL = 0.3×VDD) plus Schmitt-trigger hysteresis. This allows seamless interfacing with 3.3 V microcontrollers and 5 V peripheral ICs without level shifters-verified across –40 °C to +125 °C ambient temperature per AEC-Q100 Grade 1 requirements.
How does the EN1 and EN2 pin function in SI86S640EE-AS2R?
EN1 and EN2 are active-high output enable pins controlling all outputs on Side A and Side B respectively. When pulled low, they place the corresponding side's outputs (A1–A4 or B1–B4) into high-impedance state-enabling shared bus architectures and synchronized power-down sequencing. Both pins accept standard CMOS logic levels and require no external pull-ups, simplifying integration into automotive and industrial control systems using SI86S640EE-AS2R.
SI86S640EE-AS2R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 4/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 6000Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI86S640EE-AS2R FAQ
1.How can I place an order for SI86S640EE-AS2R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S640EE-AS2R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S640EE-AS2R reliable?
The price and inventory of SI86S640EE-AS2R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S640EE-AS2R is usually 5 days.
3.What payment methods are accepted for SI86S640EE-AS2R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S640EE-AS2R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S640EE-AS2R?
SI86S640EE-AS2R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S640EE-AS2R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S640EE-AS2R?
For technical support, including SI86S640EE-AS2R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S640EE-AS2R requirements.
6.How does Aetrix verify that SI86S640EE-AS2R is sourced from the original manufacturer or authorized distributors?
All SI86S640EE-AS2R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S640EE-AS2R meets industry standards.
7.What is the process for return or replacement of SI86S640EE-AS2R?
All SI86S640EE-AS2R units undergo pre-shipment inspection (PSI). If there is an issue with SI86S640EE-AS2R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S640EE-AS2R part is unused and in its original packaging.
Return procedure for SI86S640EE-AS2R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S640EE-AS2R Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
