My Inquiry
My Account
Skyworks Solutions Inc. SI86S640HC-AS1R
- Part No.:
- SI86S640HC-AS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI86S640HC-AS1R.pdf
- Description:
- 3.75 KVRMS ISOLATOR, 4 UNIDIRECT
- Quantity:
- Payment:
- Shipping:
Inventory:4,922
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S640HC-AS1R from Skyworks Solutions is a 4-channel, reinforced digital isolator with bidirectional signal isolation across an integrated semiconductor barrier. It supports DC to 150 Mbps data rates, delivers 10 ns typical propagation delay, and provides 6000 VRMS isolation rating in a WB SOIC-16 package. It operates from 2.25–5.5 V supplies and is AEC-Q100 qualified for automotive onboard chargers and battery management systems.
For engineers reviewing the SI86S640HC-AS1R datasheet, SI86S640HC-AS1R pinout, SI86S640HC-AS1R application, or SI86S640HC-AS1R equivalent, key selection criteria include its reinforced IEC 60747-17 rating, fail-safe default-high output option (denoted by 'H' in part number), 36 ns input deglitch filter, and compatibility with isolated SPI peripheral interfaces in high-noise motor control and power inverter designs.
Technical Context
The SI86S640HC-AS1R implements RF-based on/off keying modulation across a monolithic silicon isolation barrier, eliminating startup initialization and enabling deterministic timing behavior. Its architecture includes Schmitt-trigger + CMOS threshold inputs, tri-state outputs with EN1/EN2 enable control, and selectable fail-safe mode (default high) activated via ordering option.
It features independent undervoltage lockout (UVLO) and reset circuitry per side (VDD1/VDD2), with UVLO+ = 2.18 V (typ) and RSTB– ≈ 1.7 V. The device supports simultaneous operation across dual supply domains and maintains output integrity during asymmetric power sequencing - critical for isolated ADC/DAC and traction inverter gate driver interfaces.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed serial links including isolated SPI clock and data lines without external timing recovery. |
| Propagation delay | 10 ns (typ) - enables tight timing budgets in real-time motor control feedback loops and isolated PWM synchronization. |
| Isolation rating | 6000 VRMS (1 min) - meets reinforced insulation requirements per UL 1577 and IEC 60747-17 for 1000 VAC working voltage systems. |
| Supply voltage | 2.25–5.5 V - allows interoperability with 3.3 V and 5 V logic domains on both sides without level shifters. |
| Input deglitch filter | 36 ns - suppresses sub-36 ns noise pulses common in industrial EMI environments (e.g., switching power supplies, motor drives). |
| Fail-safe mode | Default high output - ensures safe logic-high state on isolated side during VDD1 loss, critical for enabling gate drivers or fault signaling. |
| Transient immunity | ≥100 kV/µs - resists fast common-mode transients in high-dv/dt applications like SiC/GaN inverter half-bridges. |
Pinout & Package
SI86S640HC-AS1R is housed in a wide-body SOIC-16 (WB SOIC-16) package with 8.3 mm creepage/clearance, supporting 6000 VRMS reinforced isolation. Pinout follows Figure 2 (Si86S64x/L4x) in the datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A power supply | Supplies isolated input-side logic; requires 0.1 µF + 10 µF bypass capacitors placed adjacent to pins. |
| A1–A4 | Side A digital I/O | Four unidirectional input channels; accept Schmitt-trigger + CMOS thresholds for noise immunity up to 100 kV/µs. |
| EN1 | Side A output enable | Active-high control: drives all Side A outputs into high-impedance when low - enables shared-bus arbitration. |
| Isolation Barrier | Internal die separation | Semiconductor-based barrier with reinforced insulation; no external components required for safety compliance. |
| B1–B4 | Side B digital I/O | Four corresponding isolated output channels; default-high fail-safe state asserted when VDD1 is unpowered. |
| EN2 | Side B output enable | Active-high control: places all Side B outputs in high-Z - supports multi-device bus topologies on isolated side. |
| VDD2, GND2 | Side B power supply | Independent 2.25–5.5 V domain; supports asymmetric supply sequencing and fault-isolated power domains. |
Key Features
| Feature | Design Value |
|---|---|
| No start-up initialization | RF modulation architecture eliminates boot delay - outputs become valid within 0.3 ms of VDD stabilization, enabling immediate system response after power-on. |
| Tri-state outputs with enable | Dual EN1/EN2 pins allow independent high-impedance control of each side - essential for bidirectional isolated buses and multi-master SPI configurations. |
| Selectable fail-safe mode | 'H' suffix denotes default-high output during VDD1 loss - prevents unintended gate turn-on in isolated IGBT/SiC driver stages. |
| 36 ns input deglitch filter | Hardware-level pulse rejection removes EMI-induced glitches below 36 ns width - reduces need for software debouncing in safety-critical monitoring paths. |
| AEC-Q100 qualification | Qualified to Grade 0 (–40°C to +125°C) with automotive-specific manufacturing flow - ensures low defectivity for battery management and traction inverter use. |
Applications
| Industrial Motor Control | Automotive Onboard Charger |
|---|---|
|
Use Scenario: Isolating encoder feedback and PWM gate signals between MCU and 3-phase inverter stage in servo drives. IC Role / Device Role / Timing Role: Bidirectional signal isolator providing timing-critical, low-jitter isolation for position sensing and gate drive enable/disable commands. Use Value: 10 ns propagation delay and 3.5 ns pulse width distortion preserve PWM edge alignment; 6000 VRMS rating withstands >1000 VDC bus transients. |
Use Scenario: Isolating communication between AC/DC controller and DC/DC secondary side in EV onboard chargers. IC Role / Device Role / Timing Role: High-speed digital isolator for isolated UART/SPI between primary-side MCU and secondary-side monitoring ICs. Use Value: 150 Mbps capability supports fast status reporting; AEC-Q100 qualification ensures reliability under automotive thermal cycling and vibration. |
| Isolated ADC Interface | Power Inverter Gate Driver |
|
Use Scenario: Isolating serial data lines between precision ADC (e.g., ADS131M04) and host processor in energy metering systems. IC Role / Device Role / Timing Role: 4-channel unidirectional isolator transmitting synchronized conversion results and configuration commands across isolation barrier. Use Value: 36 ns deglitch filter rejects switching noise from adjacent SMPS; CMOS/Schmitt inputs tolerate slow-rising signals from sigma-delta modulators. |
Use Scenario: Isolating high-side and low-side gate drive signals in 3-level NPC inverters for renewable energy systems. IC Role / Device Role / Timing Role: Reinforced isolator delivering matched propagation delays to upper/lower switch pairs to prevent shoot-through. Use Value: 10 ns typical delay with <3.5 ns skew ensures <7 ns total channel-to-channel mismatch - critical for dead-time optimization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM4402ARWZ | 4-channel, 100 Mbps, 5000 VRMS, SOIC-16; no deglitch filter; default-low fail-safe only. | Lacks 36 ns hardware deglitch and 6000 VRMS rating; not AEC-Q100 qualified. | Acceptable for non-automotive industrial SPI isolation where 5000 VRMS suffices and noise environment is less severe. |
| ISO6741FDWR | 4-channel, 50 Mbps, 5000 VRMS, SOIC-16; 2.25–5.5 V; no fail-safe option; lower CMTI (75 kV/µs). | Lower speed and transient immunity limit use in SiC/GaN inverter gate drive; no default-high option. | Suitable for cost-sensitive, lower-speed isolated sensor interfaces where AEC-Q100 and 150 Mbps are not required. |
Compared with ADUM4402ARWZ and ISO6741FDWR, SI86S640HC-AS1R uniquely combines 150 Mbps speed, 6000 VRMS reinforced isolation, AEC-Q100 Grade 0 qualification, and factory-configured default-high fail-safe - making it the only option qualified for high-reliability automotive traction power stages and industrial inverters requiring sub-10 ns timing fidelity.
Availability
SI86S640HC-AS1R is available at Aetrix Electronics and suitable for automotive onboard chargers, battery management systems, and industrial motor control applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for SI86S640HC-AS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for high-performance wireless and power systems.
The Si86S6xx family was designed specifically for high-reliability, high-speed digital isolation in automotive and industrial power electronics - emphasizing reinforced safety certification, low propagation skew, and robust EMI immunity in harsh operating environments.
FAQ
What does the 'HC' in SI86S640HC-AS1R indicate?
The 'HC' suffix in SI86S640HC-AS1R specifies the inclusion of a 36 ns input deglitch filter, which suppresses noise pulses shorter than 36 ns on all four input channels (A1–A4). This feature is confirmed in Skyworks AN1359 and datasheet Section 3.4.5. SI86S640HC-AS1R uses this hardware filter to improve noise immunity in electrically noisy environments such as motor drives and switching power supplies.
Does SI86S640HC-AS1R support bidirectional communication?
SI86S640HC-AS1R provides four unidirectional channels (A1→B1, A2→B2, A3→B3, A4→B4) with independent enable control via EN1 and EN2. While individual channels are unidirectional, the device supports full-duplex bidirectional system communication when paired with complementary isolators or used in master-slave configurations. SI86S640HC-AS1R does not implement internal direction control like the Si86SQ44.
What is the meaning of the 'AS1R' suffix in SI86S640HC-AS1R?
The 'AS1R' suffix in SI86S640HC-AS1R indicates a WB SOIC-16 package ('A'), default-high fail-safe mode ('S'), automotive-grade qualification ('1'), and tape-and-reel packaging ('R'). This matches Skyworks' official ordering code structure defined in Table 17 of the datasheet. SI86S640HC-AS1R is therefore AEC-Q100 qualified and configured for default-high output behavior during VDD1 loss.
Can SI86S640HC-AS1R be used with 3.3 V and 5 V supplies simultaneously?
Yes, SI86S640HC-AS1R supports independent 2.25–5.5 V supplies on VDD1 and VDD2, enabling direct interfacing between 3.3 V MCU domains and 5 V peripheral circuits without external level shifters. The datasheet confirms rail-to-rail input thresholds (VIH = 0.7×VDDx, VIL = 0.3×VDDx) and output drive capability (VOH/VOL) across this full range. SI86S640HC-AS1R maintains specified timing and isolation performance under mixed-supply operation.
How does the fail-safe mode function in SI86S640HC-AS1R during power loss?
In SI86S640HC-AS1R, the 'S' in the part number denotes default-high fail-safe mode: when VDD1 drops below UVLO– (1.98–2.12 V), all B1–B4 outputs transition to and hold logic high as long as VDD2 remains powered. This behavior is hardware-defined and does not require external pull-ups. SI86S640HC-AS1R ensures safe state assertion for downstream circuits such as gate drivers or fault latches during primary-side power interruption.
SI86S640HC-AS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 4/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI86S640HC-AS1R FAQ
1.How can I place an order for SI86S640HC-AS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S640HC-AS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S640HC-AS1R reliable?
The price and inventory of SI86S640HC-AS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S640HC-AS1R is usually 5 days.
3.What payment methods are accepted for SI86S640HC-AS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S640HC-AS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S640HC-AS1R?
SI86S640HC-AS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S640HC-AS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S640HC-AS1R?
For technical support, including SI86S640HC-AS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S640HC-AS1R requirements.
6.How does Aetrix verify that SI86S640HC-AS1R is sourced from the original manufacturer or authorized distributors?
All SI86S640HC-AS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S640HC-AS1R meets industry standards.
7.What is the process for return or replacement of SI86S640HC-AS1R?
All SI86S640HC-AS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI86S640HC-AS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S640HC-AS1R part is unused and in its original packaging.
Return procedure for SI86S640HC-AS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S640HC-AS1R Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
