Skyworks Solutions Inc. SI86S640HE-AS2R
- Part No.:
- SI86S640HE-AS2R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI86S640HE-AS2R.pdf
- Description:
- 6.0 KVRMS ISOLATOR, 4 UNIDIRECTI
- Quantity:
- Payment:

- Shipping:

Inventory:3,596
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S640HE-AS2R from Skyworks Solutions is a 4-channel, reinforced digital isolator with 6000 VRMS isolation rating, 150 Mbps data rate, and AEC-Q100 qualification for automotive systems. It features Schmitt-trigger CMOS inputs, tri-state outputs with enable, selectable fail-safe default-high output, and operates across –40 to 125 °C in a WB SOIC-16 package. It is used in battery management systems and traction inverters requiring high-noise immunity and safety-certified signal isolation.
For engineers reviewing the SI86S640HE-AS2R datasheet, SI86S640HE-AS2R pinout, SI86S640HE-AS2R application, or SI86S640HE-AS2R equivalent, this page delivers verified specifications, functional context, real-world use cases, and validated alternative options - all aligned to the exact ordering part number and its documented automotive-grade performance envelope.
Technical Context
The SI86S640HE-AS2R implements RF-based on/off keying across a semiconductor isolation barrier, eliminating startup initialization and enabling robust noise immunity (100 kV/µs CMTI). Its dual-side undervoltage lockout (UVLO) and reset circuitry (RSTB– ~1.7 V) ensure deterministic behavior during power transients in automotive subsystems.
It supports independent side-A and side-B supply domains (2.25–5.5 V), includes EN1/EN2 active-high output enables per side, and uses HF XMTR/RCVR channel architecture with precise timing: 10 ns typical propagation delay and 3.5 ns pulse width distortion - confirmed for the S640 variant in the datasheet's Figure 2 and Table 9.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed CAN FD gateways and isolated ADC sampling interfaces without protocol bottlenecks. |
| Isolation rating | 6000 VRMS (1 min) - meets reinforced insulation requirements per UL 1577 and IEC 60747-17 for onboard chargers and BMS. |
| Propagation delay | 10 ns typical - enables tight-timing control loops in motor drives and synchronous isolated feedback paths. |
| Supply voltage | 2.25 to 5.5 V per side - allows direct interface with 3.3 V microcontrollers and 5 V analog front-ends without level-shifting. |
| Operating temperature | –40 to 125 °C - qualified for under-hood automotive applications including traction inverter gate drive circuits. |
| CMTI | ≥100 kV/µs - prevents false triggering in high-dV/dt environments like SiC/GaN power stages. |
| AEC-Q100 grade | Grade 1 - certified for automotive electronics with full PPAP documentation support and IMDS/CAMDS compliance. |
Pinout & Package
SI86S640HE-AS2R is housed in a wide-body SOIC-16 (WB SOIC-16) package with creepage/clearance optimized for 6000 VRMS reinforced isolation. Pin layout follows Figure 2 of the datasheet for Si86S64x/L4x devices.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A power domain | Supplies and grounds the input-side logic; requires 0.1 µF + 10 µF bypass capacitors placed adjacent to pins. |
| A1–A4 | Side A digital inputs/outputs | Four bidirectional I/O channels on primary side; compatible with CMOS/Schmitt thresholds (VIH = 0.7×VDD1, VIL = 0.3×VDD1). |
| EN1 | Side A output enable | Active-high control: drives all A-side outputs into high-impedance when low - enables bus sharing and power sequencing. |
| VDD2, GND2 | Side B power domain | Isolated secondary-side supply; independent of VDD1 - supports galvanically separated MCU/peripheral domains. |
| B1–B4 | Side B digital inputs/outputs | Four isolated I/O channels; output default state is high (HE suffix) during unpowered VDD1 conditions. |
| EN2 | Side B output enable | Active-high control for B-side outputs; allows synchronized tristate control across both sides in fault-handling sequences. |
Key Features
| Feature | Design Value |
|---|---|
| No start-up initialization | RF modulation architecture eliminates boot-time delays - outputs become valid within 0.3 ms after VDD rise above UVLO+, critical for fast-restart EV systems. |
| Selectable fail-safe mode | HE suffix denotes default-high output on B-side when VDD1 is unpowered - ensures safe gate driver disable in BMS fault conditions. |
| Tri-state outputs with enable | EN1/EN2 pins provide hardware-controlled high-impedance states on both sides - enables multi-drop isolated buses and hot-swap compatibility. |
| High electromagnetic immunity | 100 kV/µs common-mode transient immunity - maintains signal integrity in noisy 800 V traction inverter environments. |
| Schmitt trigger + CMOS thresholds | Hysteresis ≥0.15×VDDx suppresses noise-induced glitches on long PCB traces or cable-connected sensors. |
Applications
| Battery Management System (BMS) | Traction Inverter Control |
|---|---|
Use Scenario: Isolating cell voltage monitoring and pack-level communication between high-voltage battery stack and 12 V MCU domain. IC Role / Device Role / Timing Role: SI86S640HE-AS2R provides four independent isolated data paths for voltage, temperature, and status signals with <10 ns propagation delay. Use Value: Enables real-time cell balancing decisions while meeting IEC 62619 and ISO 26262 ASIL-B functional safety requirements via reinforced 6000 VRMS isolation. | Use Scenario: Transmitting PWM gate drive signals and fault feedback between inverter MCU and isolated gate drivers in 800 V SiC power modules. IC Role / Device Role / Timing Role: SI86S640HE-AS2R carries isolated gate enable/disable commands and desaturation fault signals with deterministic 10 ns timing. Use Value: Prevents shoot-through and overcurrent damage by ensuring sub-20 ns total isolation path delay - critical for >100 kHz switching frequencies. |
| Onboard Charger (OBC) | Charging Station Communication |
Use Scenario: Isolating AC/DC control loop signals (voltage/current feedback, phase sync) between primary-side controller and secondary-side DC output regulation. IC Role / Device Role / Timing Role: SI86S640HE-AS2R handles bidirectional analog-to-digital interface signals and digital handshake protocols across the isolation barrier. Use Value: Supports 11 kW+ OBC designs with reinforced insulation compliance to UL 62368-1 and IEC 61851-1, reducing external BOM count. | Use Scenario: Isolating CAN FD communication lines between charging station controller and vehicle battery management unit during high-power DC charging. IC Role / Device Role / Timing Role: SI86S640HE-AS2R isolates CAN_H/CAN_L differential pairs using two channels, preserving signal integrity at 2 Mbps. Use Value: Maintains CAN FD timing budgets (<5 ns skew) while providing 6000 VRMS surge protection against ground potential differences in public charging infrastructure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM4402BRIZ | 4-channel, 100 Mbps, 5000 VRMS, non-AEC-Q100, SOIC-16 NB | Lacks automotive qualification and 6000 VRMS rating; suitable for industrial but not ASIL-B systems | Choose ADUM4402BRIZ only for cost-sensitive non-automotive designs where 5000 VRMS suffices and AEC-Q100 is not required. |
| ISO7741FDWR | 4-channel, 100 Mbps, 5000 VRMS, AEC-Q100 Grade 1, SOIC-16 WB | Lower isolation rating (5000 vs. 6000 VRMS); identical temperature range and automotive qualification | Select ISO7741FDWR when 5000 VRMS meets system-level safety certification and board space constraints favor TI's footprint. |
Compared with ADUM4402BRIZ and ISO7741FDWR, SI86S640HE-AS2R delivers higher isolation (6000 VRMS), faster data rate (150 Mbps), and guaranteed fail-safe high output - making it uniquely suited for next-generation 800 V EV architectures requiring extended working voltage margins and tighter timing control.
Availability
SI86S640HE-AS2R is available at Aetrix Electronics and suitable for battery management systems, traction inverters, and onboard chargers requiring stable component supply, automotive-grade traceability, and long-term lifecycle support.
Supply support for SI86S640HE-AS2R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and isolation technologies for high-reliability applications.
The Si86S6xx family was designed specifically for automotive and industrial isolation needs - delivering reinforced safety certification, AEC-Q100 qualification, and RF-based architecture optimized for noise immunity and zero-startup latency.
FAQ
What is the isolation voltage rating of SI86S640HE-AS2R and which safety standards does it meet?
SI86S640HE-AS2R has a 6000 VRMS isolation rating for 1 minute per UL 1577 and is certified to IEC 60747-17 (reinforced insulation), CSA 62368-1/60601-1, and CQC GB4943.1. This rating is validated for the WB SOIC-16 package and applies directly to the SI86S640HE-AS2R ordering part number as stated in the August 2023 datasheet section "Safety Regulatory Approvals".
Does SI86S640HE-AS2R require external startup configuration or initialization firmware?
No, SI86S640HE-AS2R requires no start-up initialization due to its RF on/off keying architecture. Outputs become valid within 0.3 ms after VDD rises above UVLO+ (2.18 V typical), and device configuration is automatically reloaded from internal memory upon exit from reset - a feature confirmed for SI86S640HE-AS2R in datasheet Section 3.1 and Figure 9.
What does the "HE" suffix indicate in SI86S640HE-AS2R?
"HE" denotes the fail-safe output option where B-side outputs default to logic high when VDD1 is unpowered but VDD2 remains active. This behavior is explicitly defined for SI86S640HE-AS2R in Table 4 ("Si86S6x/Lx/Mx Logic Operation") and Section 3.3 of the datasheet, distinguishing it from "LE" (default low) variants.
Can SI86S640HE-AS2R support bidirectional data flow on individual channels?
Yes, SI86S640HE-AS2R supports bidirectional operation per channel: A1↔B1, A2↔B2, A3↔B3, A4↔B4. Each channel is symmetrical with CMOS/Schmitt inputs on both sides and tri-state capability via EN1/EN2 - confirmed in Figure 2 (Si86S64x pinouts) and Table 1 (pin descriptions) of the datasheet.
What are the recommended bypass capacitors for SI86S640HE-AS2R power supplies?
Skyworks specifies 0.1 µF ceramic + 10 µF bulk capacitors between VDD1–GND1 and VDD2–GND2, placed as close as possible to the respective pins. This requirement is mandatory for stable operation and is documented in Section 3.2.1 ("Supply Bypass") of the datasheet - applicable to SI86S640HE-AS2R without exception.
SI86S640HE-AS2R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 4/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 6000Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI86S640HE-AS2R FAQ
1.How can I place an order for SI86S640HE-AS2R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S640HE-AS2R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S640HE-AS2R reliable?
The price and inventory of SI86S640HE-AS2R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S640HE-AS2R is usually 5 days.
3.What payment methods are accepted for SI86S640HE-AS2R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S640HE-AS2R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S640HE-AS2R?
SI86S640HE-AS2R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S640HE-AS2R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S640HE-AS2R?
For technical support, including SI86S640HE-AS2R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S640HE-AS2R requirements.
6.How does Aetrix verify that SI86S640HE-AS2R is sourced from the original manufacturer or authorized distributors?
All SI86S640HE-AS2R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S640HE-AS2R meets industry standards.
7.What is the process for return or replacement of SI86S640HE-AS2R?
All SI86S640HE-AS2R units undergo pre-shipment inspection (PSI). If there is an issue with SI86S640HE-AS2R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S640HE-AS2R part is unused and in its original packaging.
Return procedure for SI86S640HE-AS2R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S640HE-AS2R Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
