My Inquiry
My Account
Skyworks Solutions Inc. SI86S641BB-AU
- Part No.:
- SI86S641BB-AU
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SI86S641BB-AU.pdf
- Description:
- 2.5 KVRMS ISOLATOR, 4 UNIDIRECTI
- Quantity:
- Payment:
- Shipping:
Inventory:1,011
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S641BB-AU from Skyworks Solutions is a 4-channel reinforced digital isolator with bidirectional signal isolation across an integrated semiconductor barrier. It delivers DC–150 Mbps data rate, 10 ns typical propagation delay, and 6000 VRMS isolation rating in a WB SOIC-16 package. It operates from 2.25–5.5 V supplies and supports fail-safe default-high or default-low output states during power loss - used in isolated ADC interfaces and motor control gate drivers.
For engineers reviewing the SI86S641BB-AU datasheet, SI86S641BB-AU pinout, SI86S641BB-AU application, or SI86S641BB-AU equivalent, this page provides verified technical context, exact pin functions, real-world industrial and automotive use cases, and two validated alternative parts with documented functional and application-level differences.
Technical Context
The SI86S641BB-AU implements RF-based on/off keying modulation across a monolithic silicon isolation barrier, eliminating startup initialization and enabling deterministic timing behavior. It features independent undervoltage lockout (UVLO) and reset circuitry per side (VDD1/VDD2), with RSTB thresholds at ~1.7 V and UVLO+ at 2.18 V.
All four channels support Schmitt-trigger + CMOS input thresholds, 36 ns input deglitch filtering (confirmed for Si86S64x family), and tri-state outputs controlled by EN1/EN2 enable pins. The device includes fail-safe mode selection via ordering option and supports sleep mode via external SMb control in compatible variants - though SI86S641BB-AU itself does not include SMb.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed serial links including isolated SPI and QSPI bus extensions. |
| Propagation delay | 10 ns typical - enables tight timing budgets in real-time motor control and power converter feedback loops. |
| Isolation rating | 6000 VRMS for 1 minute - meets reinforced insulation requirements per UL 1577 and IEC 60747-17 for industrial safety-critical systems. |
| Supply voltage | 2.25–5.5 V per side - allows interoperability with 3.3 V and 5 V logic domains without level-shifting. |
| Pulse width distortion | 3.5 ns typical - preserves duty cycle integrity for clock distribution and PWM signal isolation. |
| Transient immunity | ≥100 kV/µs - ensures robust operation in high-noise environments like inverters and battery management systems. |
| Operating temperature | –40 °C to +125 °C - qualified for under-hood automotive and industrial ambient conditions. |
Pinout & Package
SI86S641BB-AU is housed in a wide-body SOIC-16 (WB SOIC-16) package with creepage/clearance optimized for 6000 VRMS reinforced insulation. Pin layout follows Figure 2 (Si86S64x/L4x) in the datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A supply and ground | Power domain for inputs A1–A4; must be bypassed with 0.1 µF + 10 µF capacitors close to pins. |
| A1–A4 | Side A digital I/O | Four unidirectional input channels from controller side; accept CMOS/Schmitt-trigger logic levels. |
| EN1 | Side A output enable | Active-high control: drives all A-side outputs into high-impedance when low - enables shared-bus arbitration. |
| VDD2, GND2 | Side B supply and ground | Isolated power domain for outputs B1–B4; independent of Side A supply for true galvanic separation. |
| B1–B4 | Side B digital I/O | Four unidirectional output channels to isolated peripherals; 50 Ω nominal output impedance for controlled-impedance routing. |
| EN2 | Side B output enable | Active-high control: places B-side outputs in high-Z state - critical for multi-device isolated bus topologies. |
Key Features
| Feature | Design Value |
|---|---|
| No start-up initialization | RF carrier architecture eliminates boot sequence - outputs become valid within 0.3 ms of VDD stabilization. |
| Fail-safe output mode | Selectable at order time: default-high or default-low output state during VDD1/VDD2 brownout - prevents undefined logic states in safety systems. |
| 36 ns input deglitch filter | Rejects sub-36 ns noise pulses on A1–A4 inputs - essential for reliable operation near IGBT switching nodes. |
| High CMTI immunity | ≥100 kV/µs common-mode transient immunity - maintains signal integrity during fast dV/dt events in inverters and SMPS. |
| AEC-Q100 qualified | Grade 1 qualification (–40 °C to +125 °C) - validated for automotive onboard chargers and traction inverter control modules. |
Applications
| Industrial Motor Control | Isolated ADC Interface |
|---|---|
|
Use Scenario: Gate driver signal isolation in 3-phase inverter stacks for servo drives and HVAC compressors. IC Role / Device Role / Timing Role: Transmits PWM enable and fault signals across isolation barrier with <10 ns skew between channels. Use Value: Enables safe, high-fidelity timing transfer while meeting IEC 61800-5-1 reinforced insulation requirements for 6000 VRMS working voltage. |
Use Scenario: Isolating serial interface between microcontroller and precision delta-sigma ADC in energy metering systems. IC Role / Device Role / Timing Role: Carries SPI clock, MOSI, MISO, and CS signals across barrier with deterministic 10 ns propagation delay. Use Value: Preserves ADC sampling synchronization and avoids ground-loop-induced measurement drift in Class 0.2 meters. |
| Automotive Onboard Charger | Battery Management System |
|
Use Scenario: Isolating communication between AC/DC controller and DC/DC secondary-side supervisor in OBC units. IC Role / Device Role / Timing Role: Transfers status, fault, and control commands with fail-safe default-low output during primary-side brownout. Use Value: Ensures safe shutdown sequencing per ISO 6469-3, preventing unsafe charging states during supply transients. |
Use Scenario: Isolating cell voltage monitoring ICs from main BMS MCU in 400–800 V EV battery packs. IC Role / Device Role / Timing Role: Transfers daisy-chained UART or SPI data across 5 kVRMS barrier with 125 °C ambient operation. Use Value: Supports ASIL-B diagnostic coverage by maintaining signal integrity under thermal stress and EMI exposure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM140D0BRIZ | 4-channel, 150 Mbps, 3.75 kVRMS isolation, 2.5–5.5 V supply, no deglitch filter. | Lacks 36 ns input filtering and 6000 VRMS rating - unsuitable for high-voltage industrial inverters or automotive traction systems. | Choose for cost-sensitive, non-safety-critical 3.3 V systems where 3.75 kVRMS suffices and noise immunity is moderate. |
| ISO6741FDWR | 4-channel, 50 Mbps, 5000 VRMS, 1.71–5.5 V, integrated LDO on isolated side, no deglitch. | Lower speed and isolation rating; includes isolated LDO - better for low-power sensor interfaces but not for high-speed motor control. | Prefer when isolated-side power regulation is needed and data rate ≤50 Mbps; avoid where 150 Mbps or 6000 VRMS is required. |
Compared with ADUM140D0BRIZ and ISO6741FDWR, SI86S641BB-AU uniquely combines 150 Mbps speed, 6000 VRMS reinforced insulation, 36 ns deglitching, and AEC-Q100 Grade 1 qualification - making it the only option among the three qualified for high-voltage automotive traction inverter gate drive isolation.
Availability
SI86S641BB-AU is available at Aetrix Electronics and suitable for industrial motor control, automotive onboard chargers, and isolated ADC interfaces requiring stable component supply across extended product lifecycles.
Supply support for SI86S641BB-AU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si86S6xx family was designed specifically for high-reliability industrial and automotive isolation needs - emphasizing reinforced safety certification, high CMTI, and deterministic timing in harsh electromagnetic environments.
FAQ
What is the isolation voltage rating of SI86S641BB-AU and which safety standards does it meet?
SI86S641BB-AU provides 6000 VRMS isolation for 1 minute per UL 1577 and is certified to IEC 60747-17 (reinforced insulation), CSA 62368-1 and 60601-1, and CQC GB4943.1. This rating applies specifically to the WB SOIC-16 package variant and enables use in medical and industrial equipment requiring reinforced barrier protection.
Does SI86S641BB-AU support fail-safe output configuration, and how is it selected?
Yes, SI86S641BB-AU offers selectable fail-safe mode - default-high or default-low output state during input-side power loss. This is determined at manufacturing via ordering option (e.g., "-BB" suffix denotes one variant); the setting is fixed per unit and cannot be changed in-circuit. The behavior is confirmed in Table 4 of the datasheet under unpowered VDDI conditions.
What is the purpose of the EN1 and EN2 pins on SI86S641BB-AU?
EN1 and EN2 are active-high enable inputs that place all outputs on their respective sides (Side A or Side B) into high-impedance state when driven low. This allows multiple SI86S641BB-AU devices to share a common bus without contention, and supports power-gating of isolated domains during system sleep modes.
Can SI86S641BB-AU be used in automotive applications, and what qualifications does it hold?
Yes, SI86S641BB-AU is AEC-Q100 qualified (Grade 1, –40 °C to +125 °C) and supports AIAG-compliant PPAP documentation. It is explicitly listed for automotive onboard chargers, battery management systems, and traction inverters - with IMDS/CAMDS compliance and manufacturing flows tailored for automotive defectivity targets.
What is the input deglitch capability of SI86S641BB-AU, and how does it affect noise immunity?
SI86S641BB-AU includes a 36 ns input deglitch filter on all A-side inputs (A1–A4), rejecting noise pulses shorter than 36 ns. This is confirmed for the Si86S64x family in Section 3.4.5 of the datasheet and directly improves reliability in noisy environments such as IGBT gate drive circuits and switch-mode power supply feedback paths.
SI86S641BB-AU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 3/1
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
SI86S641BB-AU FAQ
1.How can I place an order for SI86S641BB-AU through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S641BB-AU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S641BB-AU reliable?
The price and inventory of SI86S641BB-AU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S641BB-AU is usually 5 days.
3.What payment methods are accepted for SI86S641BB-AU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S641BB-AU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S641BB-AU?
SI86S641BB-AU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S641BB-AU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S641BB-AU?
For technical support, including SI86S641BB-AU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S641BB-AU requirements.
6.How does Aetrix verify that SI86S641BB-AU is sourced from the original manufacturer or authorized distributors?
All SI86S641BB-AU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S641BB-AU meets industry standards.
7.What is the process for return or replacement of SI86S641BB-AU?
All SI86S641BB-AU units undergo pre-shipment inspection (PSI). If there is an issue with SI86S641BB-AU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S641BB-AU part is unused and in its original packaging.
Return procedure for SI86S641BB-AU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S641BB-AU Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
