My Inquiry
My Account
Skyworks Solutions Inc. SI86S641BB-AUR
- Part No.:
- SI86S641BB-AUR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SI86S641BB-AUR.pdf
- Description:
- 2.5 KVRMS ISOLATOR, 4 UNIDIRECTI
- Quantity:
- Payment:
- Shipping:
Inventory:1,338
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S641BB-AUR from Skyworks Solutions is a 4-channel reinforced digital isolator with bidirectional signal isolation across an integrated semiconductor barrier. It supports up to 150 Mbps data rate, features 10 ns typical propagation delay, 6000 VRMS isolation rating, and operates from 2.25 V to 5.5 V on both sides - enabling use in isolated ADC interfaces, motor control gate drivers, and battery management system communication links.
For engineers reviewing the SI86S641BB-AUR datasheet, SI86S641BB-AUR pinout, SI86S641BB-AUR application, or SI86S641BB-AUR equivalent, this page delivers verified specifications, validated pin functions, automotive-grade safety certifications (AEC-Q100, IEC 60747-17), and real-world implementation context for industrial and automotive isolated signal transfer.
Technical Context
The SI86S641BB-AUR implements RF-based on/off keying modulation across a monolithic semiconductor isolation barrier, eliminating startup initialization and providing inherent noise immunity without optical components. Its architecture supports independent undervoltage lockout (UVLO) and reset circuitry on both sides (VDD1/VDD2), with RSTB thresholds at ~1.7 V and UVLO hysteresis of 105–160 mV.
This device belongs to the Si86S6xx family's 4-channel forward/reverse configuration variant (A1–A4/B1–B4), with dual enable inputs (EN1/EN2), Schmitt-trigger + CMOS input thresholds, and selectable fail-safe output state (default high/low). It includes 36 ns input deglitch filtering and supports tri-state outputs via EN control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - enables high-speed SPI, isolated UART, and real-time control loop signaling without protocol translation. |
| Isolation rating | 6000 VRMS for 1 minute - meets reinforced insulation requirements per UL 1577 and IEC 60747-17 for industrial & automotive safety-critical systems. |
| Propagation delay | 10 ns typical - ensures tight timing alignment in closed-loop motor control and fast ADC sampling clock isolation. |
| Supply voltage | 2.25 V to 5.5 V per side - allows interoperability with 3.3 V microcontrollers and 5 V analog front-ends without level shifters. |
| Operating temperature | –40 °C to +125 °C - qualified for under-hood automotive applications and industrial environments with wide thermal excursions. |
| CMTI | 100 kV/µs minimum - rejects fast transient coupling in high-dv/dt power converter gate drive circuits. |
| Input deglitch | 36 ns filter - suppresses EMI-induced glitches in noisy motor control or charging station environments without affecting valid signal edges. |
Pinout & Package
SI86S641BB-AUR is housed in a WB SOIC-16 (wide-body small-outline integrated circuit) package with 16 pins and creepage/clearance optimized for 6000 VRMS reinforced isolation. The package complies with RoHS and supports surface-mount reflow assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Side A supply | Power input for primary-side logic (2.25–5.5 V); requires 0.1 µF + 10 µF bypass capacitors near pin. |
| GND1 | Side A ground | Reference return for Side A signals; must be separated from GND2 by isolation barrier. |
| A1–A4 | Side A I/O | Four bidirectional digital channels on primary side; support Schmitt-trigger + CMOS thresholds for noise immunity. |
| EN1 | Side A enable | Active-high control: drives A1–A4 outputs to high-impedance when low - enables bus sharing and power sequencing. |
| VDD2 | Side B supply | Independent power input for secondary-side logic; supports different voltage than VDD1. |
| GND2 | Side B ground | Reference return for Side B signals; galvanically isolated from GND1. |
| B1–B4 | Side B I/O | Four corresponding isolated digital channels on secondary side; matched timing with A-side counterparts. |
| EN2 | Side B enable | Active-high control: places B1–B4 outputs in tri-state - critical for multi-device isolated buses. |
Key Features
| Feature | Design Value |
|---|---|
| No start-up initialization | RF carrier modulation eliminates boot delay - outputs become valid within 0.3 ms after VDD stabilization, enabling immediate system readiness. |
| Selectable fail-safe mode | Ordering option defines default output state (high or low) during VDD1 loss while VDD2 remains powered - prevents undefined states in BMS fault handling. |
| Tri-state outputs with enable | EN1/EN2 pins provide synchronized high-impedance control over all four channels per side - simplifies isolated bus arbitration and reduces contention current. |
| Reinforced safety certification | UL 1577 (6000 VRMS), VDE 60747-17, CSA 62368-1/60601-1, CQC GB4943.1 - satisfies end-equipment certification for medical, industrial, and EV traction inverters. |
| AEC-Q100 qualification | Qualified to Grade 1 (–40 °C to +125 °C) with automotive-specific manufacturing flow - ensures low defectivity and robustness for onboard chargers and battery packs. |
Applications
| Isolated ADC Interface | Motor Control Gate Driver |
|---|---|
|
Use Scenario: Isolating serial interface between MCU and precision ADC in high-voltage power monitoring systems. IC Role / Device Role / Timing Role: Transfers 16-bit conversion data across isolation barrier with <10 ns channel-to-channel skew and no clock domain synchronization overhead. Use Value: Enables direct SPI readout from isolated ADC without external level shifters or timing compensation, reducing BOM count and layout complexity. |
Use Scenario: Providing isolated PWM and fault feedback signals between MCU and 3-phase IGBT/SiC gate driver in servo drives. IC Role / Device Role / Timing Role: Delivers 150 Mbps edge-aligned PWM with 3.5 ns pulse width distortion - preserves dead-time integrity and minimizes shoot-through risk. Use Value: Maintains precise timing margins under high dv/dt noise (≥100 kV/µs), eliminating need for additional RC filtering or optocoupler-based redundancy. |
| Battery Management System (BMS) | Onboard Charger Communication |
|
Use Scenario: Isolating cell voltage monitoring ICs and pack-level controllers in 400–800 V EV battery stacks. IC Role / Device Role / Timing Role: Transfers cell balancing commands and voltage telemetry across 6000 VRMS barrier with fail-safe default-low output during MCU brownout. Use Value: Prevents false balancing activation during power interruption, meeting ISO 26262 ASIL-B functional safety requirements for battery isolation. |
Use Scenario: Isolating CAN FD or UART communication between OBC controller and vehicle network in AC/DC charging modules. IC Role / Device Role / Timing Role: Provides bidirectional serial data isolation with 36 ns input deglitching to reject switching noise from PFC and LLC stages. Use Value: Eliminates communication dropouts during high-frequency power stage operation, ensuring reliable charge session handshaking and status reporting. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM4401BRWZ | 4-channel, 100 Mbps, 5000 VRMS, SOIC-16, no deglitch filter, non-AEC-Q100 | Lacks 36 ns input filtering and automotive qualification; lower CMTI (75 kV/µs) | Acceptable for non-automotive industrial PLCs where cost sensitivity outweighs noise immunity and safety certification needs. |
| ISO6741FDWR | 4-channel, 50 Mbps, 5000 VRMS, SOIC-16, failsafe configurable, AEC-Q100 Grade 1 | Lower data rate limits SPI clock speed; lacks 6000 VRMS rating and 150 Mbps capability | Suitable for lower-bandwidth BMS telemetry where 6000 VRMS is not mandated and 50 Mbps suffices for status polling. |
Compared with ADUM4401BRWZ and ISO6741FDWR, SI86S641BB-AUR uniquely combines 150 Mbps speed, 6000 VRMS reinforced isolation, AEC-Q100 qualification, and 36 ns deglitching - making it the only option among the three qualified for high-speed, safety-critical automotive onboard charger and traction inverter control loops.
Availability
SI86S641BB-AUR is available at Aetrix Electronics and suitable for industrial automation systems, battery management systems, and onboard chargers requiring stable component supply with long-term lifecycle assurance and automotive-grade traceability.
Supply support for SI86S641BB-AUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for high-reliability applications.
The Si86S6xx family was designed specifically for high-speed, reinforced-isolation signal transfer in automotive electrification and industrial power systems - prioritizing CMTI, safety certification, and timing precision over generic digital isolation.
FAQ
What is the isolation voltage rating of SI86S641BB-AUR and which safety standards does it meet?
SI86S641BB-AUR provides 6000 VRMS isolation for 1 minute per UL 1577 and is certified to IEC 60747-17 (reinforced insulation), CSA 62368-1/60601-1, and CQC GB4943.1. These ratings validate its use in medical equipment, industrial inverters, and EV battery systems where reinforced insulation is mandated by end-equipment standards.
Does SI86S641BB-AUR require external startup initialization or configuration?
No - SI86S641BB-AUR uses RF-based on/off keying modulation and requires no firmware initialization, register programming, or external clock. Outputs become valid within 0.3 ms after VDD1/VDD2 rise above UVLO+, with built-in reset circuitry ensuring deterministic behavior during power transitions.
How does the 36 ns input deglitch filter in SI86S641BB-AUR improve system reliability?
The 36 ns deglitch filter in SI86S641BB-AUR blocks noise pulses shorter than 36 ns - common in motor drive and charger EMI environments - while passing valid logic edges with only 36 ns added delay. This prevents spurious toggling in isolated control signals without compromising timing-critical response.
Can SI86S641BB-AUR support bidirectional communication on individual channels?
Yes - SI86S641BB-AUR supports true bidirectional signal transfer per channel (A1↔B1, A2↔B2, etc.) with independent enable control (EN1/EN2). Unlike unidirectional isolators, it allows full-duplex or half-duplex protocols like isolated I²C or custom serial links without external direction logic.
What is the purpose of the EN1 and EN2 pins on SI86S641BB-AUR?
EN1 and EN2 are active-high enable inputs that place all four outputs on Side A or Side B, respectively, into high-impedance state. This enables bus sharing, hot-plug isolation, and power sequencing - for example, holding B-side outputs tri-stated until VDD2 stabilizes in a BMS telemetry chain using SI86S641BB-AUR.
SI86S641BB-AUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 3/1
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
SI86S641BB-AUR FAQ
1.How can I place an order for SI86S641BB-AUR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S641BB-AUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S641BB-AUR reliable?
The price and inventory of SI86S641BB-AUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S641BB-AUR is usually 5 days.
3.What payment methods are accepted for SI86S641BB-AUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S641BB-AUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S641BB-AUR?
SI86S641BB-AUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S641BB-AUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S641BB-AUR?
For technical support, including SI86S641BB-AUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S641BB-AUR requirements.
6.How does Aetrix verify that SI86S641BB-AUR is sourced from the original manufacturer or authorized distributors?
All SI86S641BB-AUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S641BB-AUR meets industry standards.
7.What is the process for return or replacement of SI86S641BB-AUR?
All SI86S641BB-AUR units undergo pre-shipment inspection (PSI). If there is an issue with SI86S641BB-AUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S641BB-AUR part is unused and in its original packaging.
Return procedure for SI86S641BB-AUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S641BB-AUR Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
