My Inquiry
My Account
Skyworks Solutions Inc. SI86S641BC-AS1R
- Part No.:
- SI86S641BC-AS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI86S641BC-AS1R.pdf
- Description:
- 3.75 KVRMS ISOLATOR, 4 UNIDIRECT
- Quantity:
- Payment:
- Shipping:
Inventory:4,863
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S641BC-AS1R from Skyworks Solutions is a 4-channel, reinforced digital isolator with bidirectional signal isolation across an integrated semiconductor barrier. It delivers DC to 150 Mbps data rate, 10 ns typical propagation delay, and 6000 VRMS isolation rating in a WB SOIC-16 package. It operates from 2.25–5.5 V supplies and supports fail-safe default-high output mode - used in isolated motor control gate drivers and battery management system (BMS) communication interfaces.
For engineers reviewing the SI86S641BC-AS1R datasheet, SI86S641BC-AS1R pinout, SI86S641BC-AS1R application, or SI86S641BC-AS1R equivalent, key selection criteria include reinforced IEC 60747-17 certification, AEC-Q100 qualification for automotive use, Schmitt-trigger + CMOS input thresholds, tri-state output enable, and 36 ns input deglitch filtering - all confirmed for this exact ordering part number.
Technical Context
The SI86S641BC-AS1R implements RF-based on/off keying modulation across its isolation barrier, eliminating startup initialization and enabling robust noise immunity without optical degradation. Its architecture includes independent UVLO and reset circuitry per side (VDD1/VDD2), with RSTB– threshold at ~1.7 V and 100 kΩ weak pulldown during unpowered states.
It features four isolated bidirectional channels (A1–A4 / B1–B4), side-specific enable pins (EN1/EN2), and supports selectable fail-safe output state (default high). Input deglitch filtering (36 ns) is enabled for this variant, rejecting sub-duration noise pulses while preserving signal integrity in high-CMTI industrial environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | DC to 150 Mbps - supports high-speed SPI, isolated ADC/DAC interfaces, and real-time motor control feedback loops. |
| Isolation Rating | 6000 VRMS (1 min) - meets reinforced insulation requirements per UL 1577 and IEC 60747-17 for safety-critical automotive and medical systems. |
| Propagation Delay | 10 ns typical - enables precise timing alignment in closed-loop power converter control and fast-response BMS monitoring. |
| Supply Voltage | 2.25–5.5 V - allows direct interface with 3.3 V and 5 V logic domains without level-shifting components. |
| Input Deglitch Filter | 36 ns - suppresses EFT and ESD-induced glitches in noisy motor drive or charger environments, preventing false triggering. |
| Fail-Safe Mode | Default high output - ensures safe logic-high state on isolated side during VDD1 loss, critical for gate driver enable/disable sequencing. |
| Operating Temp | –40 °C to +125 °C - qualified for under-hood automotive applications including onboard chargers and traction inverters. |
Pinout & Package
SI86S641BC-AS1R is housed in a wide-body SOIC-16 (WB SOIC-16) package with creepage/clearance optimized for 6000 VRMS working voltage. Pin numbering follows standard SOIC-16 layout (pin 1 = VDD1, pin 16 = VDD2), with internal HF XMTR/RCVR circuitry embedded per channel.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A supply pair | Power and ground for primary-side inputs (A1–A4) and EN1; requires 0.1 µF + 10 µF bypassing. |
| A1–A4 | Side A digital I/O | Bidirectional isolated channels; Schmitt-trigger + CMOS thresholds ensure >200 mV noise margin against EFT transients. |
| EN1 | Side A output enable | Active-high control for tristating all A-side outputs; used for power sequencing and bus arbitration. |
| VDD2, GND2 | Side B supply pair | Independent power domain for secondary-side outputs (B1–B4) and EN2; supports galvanic separation of control/power grounds. |
| B1–B4 | Side B digital I/O | Isolated mirror of A1–A4; maintains signal integrity across 6 kVRMS barrier with 100 kV/µs CMTI. |
| EN2 | Side B output enable | Active-high control for tristating all B-side outputs; enables synchronized shutdown of isolated peripherals. |
Key Features
| Feature | Design Value |
|---|---|
| Reinforced IEC 60747-17 rating | Validated for functional safety in automotive BMS and medical isolation barriers requiring dual-redundant insulation. |
| AEC-Q100 Grade 1 qualification | Guarantees operation from –40 °C to +125 °C ambient with zero defects in automotive manufacturing flows. |
| Tri-state outputs with EN1/EN2 | Enables shared-bus topologies (e.g., isolated CAN or SPI buses) without external bus buffers or contention risk. |
| Schmitt-trigger + CMOS input thresholds | Provides 0.15 × VDDx hysteresis and rail-to-rail compatibility - eliminates need for external RC filters in noisy factory-floor environments. |
| 36 ns input deglitch filter | Rejects sub-36 ns EFT bursts per IEC 61000-4-4, ensuring reliable operation in 48 V/800 V EV power stages. |
| Fail-safe default-high option | Configured at wafer-level for this OPN; forces B-side outputs high during VDD1 brownout - prevents unintended gate turn-on in IGBT drivers. |
Applications
| Industrial Motor Control | Automotive Onboard Charger |
|---|---|
|
Use Scenario: Isolating PWM signals and fault feedback between MCU and 3-phase inverter gate drivers in servo drives. IC Role / Device Role / Timing Role: Bidirectional 4-channel isolator transmitting gate enable/disable commands and desaturation fault signals across 6 kVRMS barrier. Use Value: 10 ns propagation delay enables <100 ns total loop latency; 36 ns deglitch prevents false overcurrent trips during IGBT switching transitions. |
Use Scenario: Isolating digital control signals between AC/DC controller and DC/DC secondary-side regulation in 11 kW OBC modules. IC Role / Device Role / Timing Role: Providing reinforced isolation for PSFB transformer primary-side sensing and secondary-side voltage/current feedback. Use Value: AEC-Q100 qualification ensures reliability under thermal cycling; 6000 VRMS withstand supports 800 V battery system safety margins. |
| Battery Management System | Isolated ADC Interface |
|
Use Scenario: Communicating cell voltage and temperature data from high-side monitor ICs to MCU across isolation barrier in 96-cell EV packs. IC Role / Device Role / Timing Role: Transmitting daisy-chained SPI data and clock signals between isolated BMS slaves and master controller. Use Value: Default-high fail-safe ensures open-circuit detection on communication lines during partial power loss, preventing silent data corruption. |
Use Scenario: Isolating serial interface between precision SAR ADC (e.g., AD7606) and host processor in industrial PLC analog input modules. IC Role / Device Role / Timing Role: Delivering noise-immune SPI clock and data transfer while blocking ground loop currents in multi-channel 16-bit acquisition systems. Use Value: 150 Mbps capability supports full-speed ADC readout at 1 MSPS; CMOS/Schmitt thresholds reject 50/60 Hz magnetic interference near transformers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM4401BRWZ | 4-channel, 100 Mbps, 5000 VRMS, SOIC-16, no deglitch filter, default-low only | Lacks 36 ns input filtering and default-high option; not AEC-Q100 qualified | Acceptable for non-automotive industrial use where lower CMTI and absence of fail-safe high are acceptable. |
| ISO6741FDWR | 4-channel, 50 Mbps, 5000 VRMS, SOIC-16, no deglitch, default-low only, no AEC-Q100 | Lower speed and isolation rating; lacks automotive qualification and input filtering | Suitable for cost-sensitive, non-safety-critical 24 V industrial controls with relaxed timing and noise immunity needs. |
Compared with ADUM4401BRWZ and ISO6741FDWR, SI86S641BC-AS1R provides higher data rate (150 vs. 100/50 Mbps), reinforced 6000 VRMS isolation, AEC-Q100 qualification, and factory-configured 36 ns deglitching - making it uniquely suited for automotive-grade isolated communication in OBCs and traction inverters.
Availability
SI86S641BC-AS1R is available at Aetrix Electronics and suitable for automotive onboard chargers, industrial motor drives, and battery management systems requiring stable component supply with long-term lifecycle assurance.
Supply support for SI86S641BC-AS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si86S6xx family was designed specifically for high-reliability, high-noise-immunity digital isolation in automotive, industrial, and medical systems - emphasizing reinforced safety certification, extended temperature operation, and robust transient immunity.
FAQ
What is the isolation voltage rating for SI86S641BC-AS1R and which safety standards does it meet?
SI86S641BC-AS1R is rated for 6000 VRMS isolation for 1 minute per UL 1577 and carries reinforced insulation certification per IEC 60747-17. It also meets CSA 62368-1 and 60601-1, and CQC GB4943.1 - all verified for this exact part number in its WB SOIC-16 package configuration.
Does SI86S641BC-AS1R support fail-safe operation, and what is its default output state?
Yes, SI86S641BC-AS1R is ordered with default-high fail-safe mode. When VDD1 is unpowered but VDD2 remains active, all B-side outputs (B1–B4) default to logic high - a factory-configured behavior critical for preventing unintended activation in isolated gate driver circuits.
What is the purpose of the 36 ns input deglitch filter in SI86S641BC-AS1R?
The 36 ns input deglitch filter in SI86S641BC-AS1R rejects noise pulses shorter than 36 ns, such as those induced by EFT (IEC 61000-4-4) or fast-switching power devices. This prevents false edge detection in motor control or BMS monitoring, and is confirmed for this specific ordering part number.
Is SI86S641BC-AS1R qualified for automotive applications, and what does that entail?
Yes, SI86S641BC-AS1R is AEC-Q100 Grade 1 qualified, meaning it has undergone stress testing for operation from –40 °C to +125 °C ambient, with zero defects in automotive-specific manufacturing flows. It supports PPAP documentation and IMDS/CAMDS compliance for automotive supply chain traceability.
How does the enable pin (EN1/EN2) function in SI86S641BC-AS1R?
In SI86S641BC-AS1R, EN1 controls all A-side outputs (A1–A4) and EN2 controls all B-side outputs (B1–B4); both are active-high. When low, they place respective outputs in high-impedance state - enabling bus sharing, power sequencing, and hot-swap capability without signal contention.
SI86S641BC-AS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 3/1
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI86S641BC-AS1R FAQ
1.How can I place an order for SI86S641BC-AS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S641BC-AS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S641BC-AS1R reliable?
The price and inventory of SI86S641BC-AS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S641BC-AS1R is usually 5 days.
3.What payment methods are accepted for SI86S641BC-AS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S641BC-AS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S641BC-AS1R?
SI86S641BC-AS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S641BC-AS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S641BC-AS1R?
For technical support, including SI86S641BC-AS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S641BC-AS1R requirements.
6.How does Aetrix verify that SI86S641BC-AS1R is sourced from the original manufacturer or authorized distributors?
All SI86S641BC-AS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S641BC-AS1R meets industry standards.
7.What is the process for return or replacement of SI86S641BC-AS1R?
All SI86S641BC-AS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI86S641BC-AS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S641BC-AS1R part is unused and in its original packaging.
Return procedure for SI86S641BC-AS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S641BC-AS1R Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
