Skyworks Solutions Inc. SI86S641EB-AUR
- Part No.:
- SI86S641EB-AUR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SI86S641EB-AUR.pdf
- Description:
- 2.5 KVRMS ISOLATOR, 4 UNIDIRECTI
- Quantity:
- Payment:

- Shipping:

Inventory:2,489
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S641EB-AUR from Skyworks Solutions is a 4-channel, reinforced digital isolator with 6000 VRMS isolation rating, 150 Mbps data rate, and AEC-Q100 qualification for automotive use. It features bidirectional signal isolation across an internal semiconductor barrier, Schmitt-trigger + CMOS inputs, tri-state outputs with enable, and fail-safe default-low output configuration. It is used in battery management systems and traction inverters where high noise immunity and safety-certified galvanic separation are required.
For engineers reviewing the SI86S641EB-AUR datasheet, SI86S641EB-AUR pinout, SI86S641EB-AUR application, or SI86S641EB-AUR equivalent, key selection criteria include its 6000 VRMS reinforced insulation per UL 1577 and VDE 60747-17, –40 to 125 °C operating range, 2.25–5.5 V dual supply support, and 10 ns typical propagation delay in automotive-grade isolated communication paths.
Technical Context
The SI86S641EB-AUR implements RF-based on/off keying modulation across a semiconductor isolation barrier-eliminating startup initialization and enabling robust noise immunity. Its architecture supports independent UVLO and reset monitoring on both sides (VDD1/VDD2), with RSTB thresholds at ~1.7 V and UVLO+ at 2.18 V nominal.
It delivers precise timing with 10 ns typical propagation delay and 3.5 ns pulse width distortion, while maintaining 100 kV/µs transient immunity. The device includes tri-state output control via EN1/EN2 pins and supports fail-safe operation with default-low output state during unpowered conditions on the input side.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed SPI, CAN FD, and motor control feedback loops without protocol translation. |
| Isolation rating | 6000 VRMS - meets reinforced insulation requirements per UL 1577 and VDE 60747-17 for safety-critical automotive systems. |
| Propagation delay | 10 ns typical - enables tight-timing control loops in traction inverters and isolated ADC/DAC interfaces. |
| Supply voltage | 2.25–5.5 V per side - allows direct interfacing with 3.3 V and 5 V logic domains without level shifters. |
| Operating temperature | –40 to 125 °C - qualified for under-hood automotive applications including onboard chargers and BMS. |
| CMTI | 100 kV/µs minimum - ensures reliable operation in high-dv/dt environments like IGBT gate drivers and power inverters. |
| AEC-Q100 grade | Grade 1 - validated for automotive electronics per stress test requirements including HTOL, TC, and ESD. |
Pinout & Package
SI86S641EB-AUR is housed in a WB SOIC-16 package (wide-body, 10.3 mm creepage/clearance) with 16-pin layout optimized for reinforced isolation. Pin 1 is marked with a dot; pin 16 is VDD2, pin 1 is VDD1, and GND1/GND2 are located at pins 3 and 13 respectively.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, VDD2 | Side A / Side B supply | Dual independent 2.25–5.5 V supplies enable asymmetric voltage domain bridging (e.g., 3.3 V MCU ↔ 5 V sensor). |
| GND1, GND2 | Side A / Side B ground | Galvanically separated grounds prevent ground loop currents and common-mode noise coupling. |
| A1–A4 | Side A digital I/O | Four unidirectional input channels on primary side; compatible with CMOS/Schmitt-trigger logic levels. |
| B1–B4 | Side B digital I/O | Four corresponding isolated output channels; each mirrors A1–A4 with <10 ns delay and fail-safe low default. |
| EN1, EN2 | Active-high enable | Tri-states all outputs on respective side when low-enables shared bus arbitration and power sequencing control. |
Key Features
| Feature | Design Value |
|---|---|
| No start-up initialization | RF carrier modulation eliminates boot-time delays-output becomes valid within 0.3 ms of VDD stabilization. |
| Selectable fail-safe mode | Default-low output (E-suffix) ensures safe shutdown state in BMS fault detection circuits when VDD1 is lost. |
| Sleep mode option | SMb pin (not present on SI86S641EB-AUR) is omitted-this variant uses standard enable-controlled tri-state instead of deep sleep. |
| High electromagnetic immunity | 100 kV/µs CMTI and 8 kV HBM ESD rating protect against switching transients in motor drives and inverters. |
| RoHS-compliant wide-body package | WB SOIC-16 provides 10.3 mm creepage distance-meets IPC-2221 Class B requirements for 6000 VRMS working voltage. |
Applications
| Battery Management System (BMS) | Traction Inverter Control |
|---|---|
Use Scenario: Isolating cell voltage monitoring and pack-level communication between high-voltage battery stack and MCU. IC Role / Device Role / Timing Role: Provides galvanic separation for analog front-end ADC signals and digital status reporting across 400–800 V DC bus. Use Value: Enables accurate, noise-immune measurement with 10 ns timing alignment-critical for SOC estimation and fault response within 100 µs. | Use Scenario: Transmitting PWM gate drive commands from controller to IGBT/SiC half-bridge drivers in EV powertrain. IC Role / Device Role / Timing Role: Delivers synchronized, low-jitter isolated signals to upper/lower gate drivers with matched propagation delay across all 4 channels. Use Value: Prevents shoot-through by ensuring <3.5 ns pulse width distortion-maintains >100 ns dead-time integrity at 20 kHz switching frequency. |
| Onboard Charger (OBC) | Industrial PLC I/O Module |
Use Scenario: Isolating AC-to-DC control signals between primary-side PFC controller and secondary-side DC-DC regulation stage. IC Role / Device Role / Timing Role: Transfers feedback error signals and enable commands across 1.5 kVRMS isolation barrier with fail-safe low default. Use Value: Guarantees safe shutdown during overvoltage events-prevents uncontrolled charging if primary-side supply fails. | Use Scenario: Providing channelized digital isolation for 24 V DC field inputs/outputs in industrial automation cabinets. IC Role / Device Role / Timing Role: Replaces optocouplers in DIN-rail mounted I/O modules requiring 6000 VRMS reinforced insulation per IEC 62368-1. Use Value: Reduces board space by 40% vs. discrete opto solutions while delivering 150 Mbps throughput for fast diagnostics and status polling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM4401BRWZ | 4-channel, 100 Mbps, 5000 VRMS, SOIC-16, non-AEC-Q100 | Lacks automotive qualification and 6000 VRMS rating; suitable for industrial but not traction inverter BOMs. | Choose when cost sensitivity outweighs automotive compliance and higher isolation voltage is unnecessary. |
| ISO7741FDWR | 4-channel, 100 Mbps, 5000 VRMS, SOIC-16, AEC-Q100 Grade 1 | Matches automotive qualification but lower isolation rating and no fail-safe low ordering option (E-suffix). | Prefer when system-level testing confirms 5000 VRMS suffices and default output state is configurable via external logic. |
Compared with ADUM4401BRWZ and ISO7741FDWR, SI86S641EB-AUR uniquely combines AEC-Q100 Grade 1, 6000 VRMS reinforced isolation, and factory-configured default-low fail-safe behavior-making it the only drop-in solution for ISO 26262 ASIL-C BMS and OBC designs requiring zero-layout changes.
Availability
SI86S641EB-AUR is available at Aetrix Electronics and suitable for battery management systems, traction inverters, and onboard chargers requiring stable component supply across automotive production lifecycles.
Supply support for SI86S641EB-AUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, automotive, and industrial markets.
The Si86S6xx family was designed specifically for high-reliability, safety-critical isolation in automotive electrification systems-including BMS, OBC, and traction inverters-where reinforced insulation and AEC-Q100 compliance are mandatory.
FAQ
What is the isolation voltage rating of the SI86S641EB-AUR and which safety standards does it meet?
The SI86S641EB-AUR has a 6000 VRMS isolation rating per UL 1577 for 1 minute and complies with reinforced insulation requirements per VDE 60747-17, CSA 62368-1, and CQC GB4943.1. This rating is validated for the WB SOIC-16 package and applies to the full operating temperature range of –40 to 125 °C. SI86S641EB-AUR is certified for use in automotive systems requiring reinforced insulation, including battery management and traction inverters.
Does the SI86S641EB-AUR support fail-safe operation, and how is it configured?
Yes, the SI86S641EB-AUR is ordered with the "E" suffix to indicate default-low fail-safe mode: when VDD1 is unpowered but VDD2 remains active, all B1–B4 outputs are held low. This behavior is factory-configured and requires no external circuitry. SI86S641EB-AUR implements this using internal undervoltage lockout and reset logic that asserts low output states below VDDUV– (1.98–2.12 V). The feature is critical for safe shutdown in BMS fault conditions.
What is the maximum data rate supported by the SI86S641EB-AUR, and what timing performance can be expected?
The SI86S641EB-AUR supports up to 150 Mbps data rate with 10 ns typical propagation delay and 3.5 ns typical pulse width distortion. These values are measured at VDD = 5.0 V, TA = 25 °C, and CL = 15 pF. SI86S641EB-AUR maintains sub-15 ns total skew across all four channels, enabling synchronous sampling in isolated ADC interfaces and precise PWM edge alignment in gate driver applications.
Is the SI86S641EB-AUR qualified for automotive applications, and what grade does it meet?
Yes, the SI86S641EB-AUR is AEC-Q100 qualified to Grade 1 (–40 to 125 °C ambient), with full qualification testing including HTOL, temperature cycling, and ESD per JESD22-A114. It is manufactured using automotive-specific process flows and traceable wafers. SI86S641EB-AUR is approved for use in ASIL-B and ASIL-C systems such as onboard chargers and battery disconnect units where functional safety compliance is required.
What package type is used for the SI86S641EB-AUR, and why is it selected for automotive isolation?
The SI86S641EB-AUR uses a WB SOIC-16 (wide-body small outline integrated circuit) package with 10.3 mm creepage and clearance-enabling 6000 VRMS reinforced insulation per UL 1577. This package meets IPC-2221 Class B spacing requirements and supports high-voltage isolation in compact automotive modules. SI86S641EB-AUR's WB SOIC-16 also provides mechanical robustness for reflow soldering and thermal cycling reliability in under-hood environments.
SI86S641EB-AUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 3/1
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
SI86S641EB-AUR FAQ
1.How can I place an order for SI86S641EB-AUR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S641EB-AUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S641EB-AUR reliable?
The price and inventory of SI86S641EB-AUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S641EB-AUR is usually 5 days.
3.What payment methods are accepted for SI86S641EB-AUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S641EB-AUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S641EB-AUR?
SI86S641EB-AUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S641EB-AUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S641EB-AUR?
For technical support, including SI86S641EB-AUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S641EB-AUR requirements.
6.How does Aetrix verify that SI86S641EB-AUR is sourced from the original manufacturer or authorized distributors?
All SI86S641EB-AUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S641EB-AUR meets industry standards.
7.What is the process for return or replacement of SI86S641EB-AUR?
All SI86S641EB-AUR units undergo pre-shipment inspection (PSI). If there is an issue with SI86S641EB-AUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S641EB-AUR part is unused and in its original packaging.
Return procedure for SI86S641EB-AUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S641EB-AUR Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
