Skyworks Solutions Inc. SI86S641EC-AS1R
- Part No.:
- SI86S641EC-AS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI86S641EC-AS1R.pdf
- Description:
- 3.75 KVRMS ISOLATOR, 4 UNIDIRECT
- Quantity:
- Payment:

- Shipping:

Inventory:3,325
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S641EC-AS1R from Skyworks Solutions is a 4-channel reinforced digital isolator with bidirectional signal isolation across an integrated semiconductor barrier, supporting up to 150 Mbps data rate, 10 ns typical propagation delay, and 6000 VRMS isolation rating. It operates from 2.25–5.5 V on both sides and features Schmitt-trigger + CMOS inputs, tri-state outputs with enable, and selectable fail-safe default-high output mode - deployed in battery management systems and isolated ADC interfaces.
For engineers reviewing the SI86S641EC-AS1R datasheet, SI86S641EC-AS1R pinout, SI86S641EC-AS1R application, or SI86S641EC-AS1R equivalent, key selection criteria include reinforced IEC 60747-17 certification, AEC-Q100 qualification, 36 ns input deglitch filtering, –40 to 125 °C operation, and WB SOIC-16 package with 8.3 mm creepage.
Technical Context
The SI86S641EC-AS1R implements RF-based on/off keying modulation across a monolithic semiconductor isolation barrier, eliminating startup initialization and enabling deterministic timing without clock recovery circuits. Its architecture delivers 100 kV/µs CMTI and supports independent UVLO (2.10–2.25 V) and reset thresholds (1.7 V) per side.
It integrates four isolated bidirectional channels with side-specific enable pins (EN1/EN2), configurable fail-safe output state, and 36 ns input noise filters - all within a single WB SOIC-16 package rated for 6000 VRMS withstand voltage per UL 1577 and reinforced insulation per IEC 60747-17.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed serial links including isolated SPI and QSPI interfaces without external clock forwarding. |
| Propagation delay | 10 ns typical - enables tight timing budgets in motor control gate drivers and real-time feedback loops. |
| Isolation rating | 6000 VRMS for 1 minute - meets reinforced insulation requirements for onboard chargers and traction inverters per IEC 62368-1 and IEC 60601-1. |
| Supply voltage | 2.25–5.5 V per side - allows interoperability with 3.3 V and 5 V logic domains without level shifters. |
| Input filter | 36 ns deglitch time - suppresses sub-36 ns transients common in noisy industrial bus environments. |
| Operating temperature | –40 to 125 °C - qualified for under-hood automotive and industrial power converter applications. |
| CMTI | ≥100 kV/µs - ensures reliable operation in high dv/dt gate drive circuits with SiC/GaN switches. |
Pinout & Package
SI86S641EC-AS1R is housed in a wide-body SOIC-16 (WB SOIC-16) package with 8.3 mm creepage and 10.3 mm clearance, optimized for 6000 VRMS reinforced isolation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A supply pair | Power and ground for primary-side I/O (A1–A4); must be bypassed with 0.1 µF + 10 µF capacitors. |
| A1–A4 | Side A digital I/O | Bidirectional isolated channels; support Schmitt-trigger + CMOS thresholds for noise immunity. |
| EN1 | Side A output enable | Active-high control: drives all A-side outputs into high-impedance when low. |
| VDD2, GND2 | Side B supply pair | Independent power and ground for secondary-side I/O (B1–B4); enables galvanic separation. |
| B1–B4 | Side B digital I/O | Corresponding isolated outputs/inputs mirroring A1–A4; fail-safe default state is high (EC suffix). |
| EN2 | Side B output enable | Active-high control: places all B-side outputs in high-Z; supports synchronized channel disable. |
Key Features
| Feature | Design Value |
|---|---|
| Reinforced IEC 60747-17 rating | Validated per VDE/CSA/CQC standards for medical and EV battery systems requiring dual-redundant insulation. |
| Selectable fail-safe output | EC ordering option configures default-high output during unpowered conditions - critical for safe shutdown in BMS fault detection. |
| 36 ns input deglitch filter | Rejects EFT bursts and switching noise below 36 ns width, reducing false triggering in PLC I/O modules. |
| AEC-Q100 Grade 1 qualification | Qualified for automotive applications up to 125 °C ambient, including onboard chargers and DC-DC controllers. |
| No start-up initialization | RF modulation architecture enables immediate data transmission at power-on - eliminates boot delay in real-time control loops. |
Applications
| Industrial Motor Control | Automotive Battery Management |
|---|---|
|
Use Scenario: Isolating gate driver signals and current-sense feedback in 3-phase inverter stacks using SiC MOSFETs. IC Role / Device Role / Timing Role: Bidirectional channel isolator providing 150 Mbps PWM edge transmission and fast fault reporting across isolation barrier. Use Value: 10 ns propagation delay enables <100 ns total loop latency; 100 kV/µs CMTI prevents misfiring during 10 kV/µs bus transients. |
Use Scenario: Isolating cell voltage monitoring and pack-level communication between MCU and analog front-end in EV battery packs. IC Role / Device Role / Timing Role: Reinforced isolator for SPI interface between isolated ADCs and host controller, with fail-safe high default on fault. Use Value: 6000 VRMS rating supports 800 V+ battery systems; AEC-Q100 Grade 1 ensures reliability over 15-year vehicle lifetime. |
| Isolated Switch Mode Supply | Medical Isolated Data Acquisition |
|
Use Scenario: Providing feedback path for secondary-side voltage regulation and synchronous rectifier control in isolated DC-DC converters. IC Role / Device Role / Timing Role: High-speed digital isolator transmitting error amplifier output and gate timing signals across safety barrier. Use Value: 2.25–5.5 V dual-supply range matches both 3.3 V controller and 5 V gate driver rails; low 0.84 mA quiescent current reduces standby loss. |
Use Scenario: Isolating patient-connected sensor front-ends from digital processing units in ECG and EEG systems. IC Role / Device Role / Timing Role: Reinforced isolator for isolated SPI data transfer from isolated ADCs to host processor, meeting IEC 60601-1 creepage requirements. Use Value: 8.3 mm creepage in WB SOIC-16 satisfies 2× MOPP requirements; 36 ns input filter rejects EMI from nearby RF sources. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM4401BRWZ | 4-channel, 100 Mbps, 5000 VRMS, SOIC-16 NB; no deglitch filter; non-AEC-Q100. | Limited to industrial automation; not certified for automotive or medical reinforced insulation. | Choose when cost sensitivity outweighs 6000 VRMS and AEC-Q100 needs; verify layout for reduced creepage. |
| ISO6741FDWR | 4-channel, 50 Mbps, 5000 VRMS, SOIC-16 NB; lower speed; no fail-safe option; TI's capacitive isolation. | Suitable for low-speed industrial I/O but insufficient for 150 Mbps SPI or BMS real-time telemetry. | Select only for legacy designs where bandwidth <50 Mbps and 6000 VRMS are not required. |
Compared with ADUM4401BRWZ and ISO6741FDWR, SI86S641EC-AS1R delivers higher isolation voltage, automotive qualification, and built-in noise filtering - making it the sole choice for next-generation EV battery monitors and high-CMTI motor drives where safety and signal integrity are non-negotiable.
Availability
SI86S641EC-AS1R is available at Aetrix Electronics and suitable for battery management systems, isolated switch mode supplies, and medical data acquisition requiring stable component supply across extended product lifecycles.
Supply support for SI86S641EC-AS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si86S6xx family was designed specifically for high-reliability isolation in automotive electrification and industrial power systems, emphasizing reinforced safety certification, high CMTI, and zero-startup-delay operation.
FAQ
What is the isolation voltage rating of SI86S641EC-AS1R and which safety standards does it meet?
SI86S641EC-AS1R is rated for 6000 VRMS isolation for 1 minute per UL 1577 and carries reinforced insulation certification per IEC 60747-17, CSA 62368-1, and CQC GB4943.1. This enables use in high-voltage automotive and medical systems where dual-redundant insulation is mandated. The WB SOIC-16 package provides 8.3 mm creepage to satisfy 2× MOPP requirements in IEC 60601-1 applications.
Does SI86S641EC-AS1R require external configuration or initialization at power-up?
No, SI86S641EC-AS1R requires no start-up initialization due to its RF on/off keying architecture. Outputs become valid within 0.3 ms after VDD exceeds the UVLO threshold (2.10–2.25 V), and the device enters normal operation immediately. This eliminates boot firmware dependencies and simplifies system-level timing in real-time control applications.
What does the "EC" suffix in SI86S641EC-AS1R indicate?
The "EC" suffix denotes the fail-safe output configuration option: default-high output state when the input supply (VDD1) is unpowered but the output supply (VDD2) remains active. This behavior is defined in Table 4 of the datasheet and is critical for safety-critical functions such as fault signaling in battery management systems.
Can SI86S641EC-AS1R support SPI isolation, and how are the pins assigned?
SI86S641EC-AS1R supports standard SPI isolation via its four bidirectional channels: A1/B1 for SCLK, A2/B2 for MOSI, A3/B3 for MISO, and A4/B4 for CS. Unlike dedicated SPI isolators (e.g., Si86SSx), it lacks integrated SPI protocol logic but provides the raw isolated I/O needed for custom SPI implementations with full timing control.
What is the purpose of the 36 ns input deglitch filter in SI86S641EC-AS1R?
The 36 ns input deglitch filter in SI86S641EC-AS1R blocks transient pulses shorter than 36 ns - such as EFT bursts or switching noise - from propagating across the isolation barrier. This prevents false edge detection in sensitive applications like isolated current sensing or encoder feedback, while adding only fixed 36 ns delay to valid signals.
SI86S641EC-AS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 3/1
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI86S641EC-AS1R FAQ
1.How can I place an order for SI86S641EC-AS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S641EC-AS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S641EC-AS1R reliable?
The price and inventory of SI86S641EC-AS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S641EC-AS1R is usually 5 days.
3.What payment methods are accepted for SI86S641EC-AS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S641EC-AS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S641EC-AS1R?
SI86S641EC-AS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S641EC-AS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S641EC-AS1R?
For technical support, including SI86S641EC-AS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S641EC-AS1R requirements.
6.How does Aetrix verify that SI86S641EC-AS1R is sourced from the original manufacturer or authorized distributors?
All SI86S641EC-AS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S641EC-AS1R meets industry standards.
7.What is the process for return or replacement of SI86S641EC-AS1R?
All SI86S641EC-AS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI86S641EC-AS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S641EC-AS1R part is unused and in its original packaging.
Return procedure for SI86S641EC-AS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S641EC-AS1R Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
