Skyworks Solutions Inc. SI86S642EB-AU
- Part No.:
- SI86S642EB-AU
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SI86S642EB-AU.pdf
- Description:
- 2.5 KVRMS ISOLATOR, 4 UNIDIRECTI
- Quantity:
- Payment:

- Shipping:

Inventory:2,221
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S642EB-AU from Skyworks Solutions is a 4-channel, reinforced digital isolator with bidirectional signal isolation across a semiconductor barrier, supporting up to 150 Mbps data rate, 10 ns typical propagation delay, and 6000 VRMS isolation rating. It operates from 2.25–5.5 V supplies on both sides and features Schmitt-trigger + CMOS inputs, tri-state outputs with enable, and selectable fail-safe default output (low) for industrial motor control and isolated ADC interfaces.
For engineers reviewing the SI86S642EB-AU datasheet, SI86S642EB-AU pinout, SI86S642EB-AU application, or SI86S642EB-AU equivalent, key selection criteria include its 4-channel forward/reverse configuration, WB SOIC-16 package with 8.3 mm creepage, AEC-Q100 qualification, and support for noise-immune isolated communication in battery management systems and traction inverters.
Technical Context
The SI86S642EB-AU implements RF-based on/off keying modulation across a monolithic semiconductor isolation barrier, eliminating startup initialization and enabling robust operation without optical degradation. Its architecture delivers 100 kV/µs CMTI, 36 ns input deglitch filtering, and independent UVLO monitoring per side (VDDUV+ = 2.18 V typ).
It supports dual-supply operation with side-specific enable pins (EN1/EN2), tri-state output control, and failsafe low-default behavior during unpowered input conditions - all verified under IEC 60747-17 reinforced insulation requirements and UL 1577 recognition at 6000 VRMS.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - enables high-speed SPI, QSPI, and serial bus isolation without timing bottlenecks. |
| Propagation delay | 10 ns typical - ensures tight timing alignment in real-time motor control and power converter feedback loops. |
| Isolation rating | 6000 VRMS (1 min) - meets reinforced insulation requirements for 1000 VAC working voltage systems. |
| Supply voltage | 2.25–5.5 V per side - allows interoperability with 3.3 V and 5 V logic domains without level shifters. |
| CMTI | ≥100 kV/µs - prevents false triggering in high-dV/dt environments like IGBT gate drivers and inverters. |
| Operating temperature | –40 to +125 °C - supports deployment in under-hood automotive and industrial ambient conditions. |
| Input filtering | 36 ns deglitch - suppresses sub-36 ns noise pulses in noisy factory-floor or EV powertrain environments. |
Pinout & Package
SI86S642EB-AU is housed in a wide-body SOIC-16 (WB SOIC-16) package with 8.3 mm creepage and 10.3 mm clearance, certified for reinforced insulation per IEC 60747-17 and UL 1577.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A supply and ground | Power domain for channel inputs A1–A4; decoupling required with 0.1 µF + 10 µF capacitors. |
| A1–A4 | Digital I/O (Side A) | Four isolated input/output channels on main side; compatible with CMOS/Schmitt thresholds. |
| EN1 | Active-high enable (Side A) | Tri-states all A-side outputs when low; used for synchronized channel shutdown in power sequencing. |
| VDD2, GND2 | Side B supply and ground | Independent power domain for outputs B1–B4; supports galvanic separation of control and power stages. |
| B1–B4 | Digital I/O (Side B) | Four isolated output/input channels on secondary side; bidirectional signal flow supported per channel. |
| EN2 | Active-high enable (Side B) | Tri-states all B-side outputs when low; enables independent control of isolated peripheral interface states. |
Key Features
| Feature | Design Value |
|---|---|
| No start-up initialization | RF-modulated architecture eliminates boot delay and configuration registers - ready to pass data immediately after VDD stabilization. |
| Selectable fail-safe mode | SI86S642EB-AU is ordered with default-low output; ensures safe state (e.g., gate off) during input-side power loss in motor drives. |
| High electromagnetic immunity | 100 kV/µs common-mode transient immunity validated per IEC 61000-4-4 - maintains integrity near switching nodes and EMI sources. |
| Schmitt trigger + CMOS inputs | Combined threshold hysteresis (0.15 × VDD) and standard logic levels simplify interfacing with microcontrollers and FPGA I/O banks. |
| Reinforced safety certification | UL 1577 (6000 VRMS), VDE 60747-17, CSA 62368-1, and CQC GB4943.1 - enables single-component compliance for medical and EV systems. |
Applications
| Industrial Motor Control | Automotive Battery Management |
|---|---|
|
Use Scenario: Isolating PWM gate drive signals and current-sense feedback between MCU and 3-phase inverter stage. IC Role / Device Role / Timing Role: Bidirectional 4-channel isolator transmitting gate enable/disable and fault status across 6000 VRMS barrier with 10 ns timing precision. Use Value: Enables compact, high-reliability inverter designs meeting IEC 61800-5-1 reinforced insulation requirements without optocoupler aging or speed limitations. |
Use Scenario: Isolating cell voltage monitoring and balancing commands between BMS controller and high-voltage battery stack. IC Role / Device Role / Timing Role: Four independent isolated channels carrying analog-to-digital conversion triggers and balance switch control signals across 1000 V potential difference. Use Value: Supports ASIL-B functional safety by preventing fault propagation while maintaining <150 Mbps sampling synchronization across 96-cell stacks. |
| Isolated Switch-Mode Power Supply | Traction Inverter Control |
|
Use Scenario: Providing feedback isolation for primary-side controller in 3 kW LLC resonant converter with 800 V DC bus. IC Role / Device Role / Timing Role: Transmitting error amplifier output, overvoltage flag, and synchronous rectifier timing across reinforced barrier with 36 ns noise filtering. Use Value: Eliminates optocoupler CTR drift and bandwidth limits, enabling stable regulation at >500 kHz switching frequencies under EMI stress. |
Use Scenario: Isolating torque command, phase current feedback, and IGBT desaturation detection in 200 kW EV traction inverter. IC Role / Device Role / Timing Role: 4-channel isolation of PWM inputs and fault signals with 100 kV/µs CMTI and –40 to +125 °C operation. Use Value: Meets ISO 26262 ASIL-C requirements for signal integrity in high-dV/dt power modules without external protection components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM4402ARWZ | 4-channel, 100 Mbps, 2500 VRMS, SOIC-16 (narrow body), no deglitch filter | Limited to 2500 VRMS; unsuitable for 600 V+ bus applications requiring reinforced insulation | Choose ADUM4402ARWZ only for cost-sensitive, non-safety-critical 24–48 V systems where 6000 VRMS is not mandated. |
| ISO6741QDWR | 4-channel, 50 Mbps, 5000 VRMS, SOIC-16 (wide body), AEC-Q100 Grade 1 | Lower data rate and CMTI (85 kV/µs); lacks 36 ns deglitch and failsafe low option | Prefer ISO6741QDWR only if system clock rates stay below 25 MHz and full 6000 VRMS compliance is not required. |
Compared with ADUM4402ARWZ and ISO6741QDWR, SI86S642EB-AU delivers higher isolation voltage, faster data throughput, integrated noise filtering, and guaranteed fail-safe low behavior - making it the only option qualified for AEC-Q100 Grade 0 and certified for 6000 VRMS reinforced insulation in traction inverter subsystems.
Availability
SI86S642EB-AU is available at Aetrix Electronics and suitable for industrial motor control, automotive battery management, and isolated switch-mode power supply designs requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI86S642EB-AU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for high-reliability applications.
The Si86S6xx family was designed specifically for high-speed, reinforced-isolation requirements in automotive traction systems and industrial automation, emphasizing AEC-Q100 qualification, 6000 VRMS certification, and RF-based noise immunity.
FAQ
What is the isolation voltage rating of the SI86S642EB-AU and which safety standards does it meet?
The SI86S642EB-AU provides 6000 VRMS isolation for 1 minute per UL 1577 and is certified to IEC 60747-17 (reinforced insulation), CSA 62368-1, VDE 60747-17, and CQC GB4943.1. This enables use in 1000 VAC working voltage systems such as EV traction inverters and industrial AC drives where reinforced insulation is mandatory. The SI86S642EB-AU achieves this in a WB SOIC-16 package with 8.3 mm creepage distance.
Does the SI86S642EB-AU support bidirectional communication on each channel?
Yes, the SI86S642EB-AU supports true bidirectional signal isolation: A1–A4 and B1–B4 are independent digital I/O pairs across the isolation barrier, allowing data flow in either direction per channel without external direction control logic. This is confirmed in Figure 2 (Si86S64x pinouts) and Table 1 of the datasheet, where all A/B pins are labeled "Digital I/O" with no fixed transmit/receive assignment.
What is the purpose of the EN1 and EN2 pins on the SI86S642EB-AU?
EN1 and EN2 are active-high enable inputs that place all outputs on Side A or Side B, respectively, into high-impedance (tri-state) mode when driven low. This allows dynamic channel disabling during system sleep or fault conditions without disrupting the isolation barrier. The SI86S642EB-AU uses these pins for synchronized shutdown in motor control gate drivers and BMS cell monitoring circuits.
How does the 36 ns input deglitch filter function in the SI86S642EB-AU?
The SI86S642EB-AU includes a factory-configured 36 ns input deglitch filter that rejects noise pulses shorter than 36 ns on all A1–A4 inputs. Any valid pulse wider than 36 ns passes through with a fixed 36 ns delay; narrower pulses are fully suppressed. This feature is explicitly specified for the Si86S64x family in Section 3.4.5 and improves reliability in electrically noisy environments like motor drives and power converters.
Is the SI86S642EB-AU qualified for automotive applications and what grade does it meet?
Yes, the SI86S642EB-AU is AEC-Q100 qualified and rated for Grade 0 (–40 to +125 °C), with AIAG-compliant PPAP documentation and IMDS/CAMDS support. It is designed for automotive onboard chargers, battery management systems, charging stations, and traction inverters - meeting the robustness, defectivity, and process-flow requirements defined in the AEC-Q100 stress test standard.
SI86S642EB-AU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 2/2
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
SI86S642EB-AU FAQ
1.How can I place an order for SI86S642EB-AU through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S642EB-AU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S642EB-AU reliable?
The price and inventory of SI86S642EB-AU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S642EB-AU is usually 5 days.
3.What payment methods are accepted for SI86S642EB-AU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S642EB-AU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S642EB-AU?
SI86S642EB-AU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S642EB-AU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S642EB-AU?
For technical support, including SI86S642EB-AU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S642EB-AU requirements.
6.How does Aetrix verify that SI86S642EB-AU is sourced from the original manufacturer or authorized distributors?
All SI86S642EB-AU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S642EB-AU meets industry standards.
7.What is the process for return or replacement of SI86S642EB-AU?
All SI86S642EB-AU units undergo pre-shipment inspection (PSI). If there is an issue with SI86S642EB-AU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S642EB-AU part is unused and in its original packaging.
Return procedure for SI86S642EB-AU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S642EB-AU Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
