Skyworks Solutions Inc. SI86S642EB-AUR
- Part No.:
- SI86S642EB-AUR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SI86S642EB-AUR.pdf
- Description:
- 2.5 KVRMS ISOLATOR, 4 UNIDIRECTI
- Quantity:
- Payment:

- Shipping:

Inventory:3,747
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S642EB-AUR from Skyworks Solutions is a 4-channel reinforced digital isolator with bidirectional signal isolation across a semiconductor barrier, supporting up to 150 Mbps data rate, 10 ns typical propagation delay, and 6000 VRMS isolation rating. It operates from 2.25–5.5 V on both sides and features Schmitt-trigger + CMOS inputs, tri-state outputs with enable, and selectable fail-safe default output (low) for industrial motor control and battery management systems.
For engineers reviewing the SI86S642EB-AUR datasheet, SI86S642EB-AUR pinout, SI86S642EB-AUR application, or SI86S642EB-AUR equivalent, key selection criteria include reinforced IEC 60747-17 certification, AEC-Q100 qualification, 36 ns input deglitch filtering, sleep mode support via SMb pin, and compatibility with isolated ADC/DAC interfaces in high-noise automotive and industrial environments.
Technical Context
The SI86S642EB-AUR implements RF-based on/off keying modulation across a monolithic semiconductor isolation barrier, eliminating startup initialization and enabling robust noise immunity (100 kV/µs CMTI). Its architecture supports independent undervoltage lockout (UVLO) and reset circuitry per side (VDD1/VDD2), with RSTB thresholds at ~1.7 V and UVLO hysteresis of 105–160 mV.
It integrates four isolated channels with configurable directionality via external control pins, includes 36 ns input deglitch filters to suppress sub-pulse noise, and provides tri-state output control through EN1/EN2 pins-enabling precise timing synchronization in isolated SPI and QSPI data paths without signal contention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed serial links including isolated SPI, QSPI, and encoder feedback in real-time motor control. |
| Propagation delay | 10 ns typical - enables sub-100 ns loop timing closure in fast-switching power inverters and digital power controllers. |
| Isolation rating | 6000 VRMS - meets reinforced insulation requirements per UL 1577 and IEC 60747-17 for safety-critical onboard chargers and traction inverters. |
| Supply voltage | 2.25–5.5 V per side - allows direct interface with 3.3 V and 5 V logic domains without level-shifting components. |
| Input filtering | 36 ns deglitch time - rejects transient noise pulses shorter than 36 ns, critical for reliable operation near IGBT gate drivers and EMI-heavy motor phases. |
| Fail-safe mode | Default low output - ensures safe shutdown state during VDD1 loss in battery management system monitoring circuits. |
| Temperature range | –40 to +125 °C - qualified for under-hood automotive and industrial ambient conditions without derating. |
Pinout & Package
SI86S642EB-AUR uses a WB SOIC-16 (wide-body SOIC-16) package with creepage/clearance optimized for 6000 VRMS working voltage. Pin numbering follows standard SOIC-16 layout with isolation barrier between Side A (pins 1–8) and Side B (pins 9–16).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A power supply | Provides independent 2.25–5.5 V bias for input-side logic; requires 0.1 µF + 10 µF local bypassing. |
| A1–A4 | Side A digital I/O | Four unidirectional input channels from controller domain; accept Schmitt-trigger + CMOS thresholds. |
| EN1 | Side A output enable | Active-high control for tri-stating all A-side outputs; used for bus arbitration in multi-master isolated systems. |
| SMb | Sleep mode control | Active-low pin that disables internal transmitters while retaining one channel active to monitor wake-up state. |
| VDD2, GND2 | Side B power supply | Independent 2.25–5.5 V bias for output-side logic; galvanically isolated from VDD1. |
| B1–B4 | Side B digital I/O | Four isolated output channels to peripheral domain; drive 50 Ω nominal impedance loads. |
| EN2 | Side B output enable | Active-high control for tri-stating all B-side outputs; enables synchronized shutdown with isolated microcontrollers. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation | Eliminates LED aging and temperature drift issues of optocouplers; delivers stable timing over full –40 to +125 °C range. |
| 36 ns input deglitch filter | Rejects EFT bursts and switching noise spikes common in motor drive gate driver zones without adding external RC networks. |
| Selectably fail-safe output | Factory-configured default-low behavior ensures B-side outputs go low during A-side power loss-critical for fault signaling in BMS. |
| Sleep mode (SMb) | Reduces quiescent current to 750 µA per side while retaining wake-up capability-extends runtime in battery-powered diagnostics tools. |
| Reinforced IEC 60747-17 | Validated insulation structure enables use in medical (60601-1) and industrial (62368-1) safety-critical subsystems without additional certification effort. |
Applications
| Industrial Motor Control | Automotive Battery Management |
|---|---|
Use Scenario: Isolating PWM signals and current-sense feedback between MCU and three-phase inverter gate drivers in servo drives. IC Role / Device Role / Timing Role: Bidirectional signal isolator providing timing-aligned, noise-immune channel separation between control and power domains. Use Value: Enables 10 ns propagation delay consistency across all four channels, preserving dead-time integrity and preventing shoot-through in IGBT modules. | Use Scenario: Isolating cell voltage monitoring and balancing signals between battery pack and main BMS controller in EV traction packs. IC Role / Device Role / Timing Role: Reinforced digital isolator delivering fail-safe low output during MCU power interruption to trigger emergency disconnect. Use Value: 6000 VRMS isolation withstand and AEC-Q100 qualification ensure reliability across 1000+ thermal cycles in under-hood environments. |
| Isolated ADC Interface | Onboard Charger Control |
Use Scenario: Transmitting high-resolution analog-to-digital conversion results from isolated ADC (e.g., AD7403) to host processor in industrial PLC analog input modules. IC Role / Device Role / Timing Role: High-speed digital isolator preserving 150 Mbps data throughput for oversampled sigma-delta bitstreams. Use Value: 36 ns input deglitch filtering prevents metastability in bitstream decoding, maintaining >16-bit effective resolution under EMI stress. | Use Scenario: Isolating communication lines (UART, CAN, or SPI) and status signals between AC/DC front-end controller and vehicle network in Level 2 EV chargers. IC Role / Device Role / Timing Role: Safety-certified isolator enabling secure, low-latency command exchange across primary/secondary boundaries. Use Value: UL 1577 and VDE 60747-17 approvals satisfy end-equipment certification for CE and UL 62368-1 compliance without redesign. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM4402BRIZ | 4-channel, 100 Mbps, 5000 VRMS, no deglitch filter, no SMb pin, SOIC-16 NB package | Lacks 36 ns input filtering and sleep mode; suitable only where lower CMTI (75 kV/µs) and no low-power mode are acceptable | Choose when cost sensitivity outweighs need for automotive-grade noise immunity and power optimization. |
| ISO6742FDWR | 4-channel, 50 Mbps, 5000 VRMS, no deglitch, no sleep mode, SOIC-16 NB, TI-reinforced | Lower speed and no input filtering limit use in high-frequency motor control; lacks AEC-Q100 qualification | Select only for non-automotive industrial applications with <50 Mbps bandwidth and no requirement for fail-safe low default. |
Compared with ADUM4402BRIZ and ISO6742FDWR, SI86S642EB-AUR delivers higher data rate (150 Mbps vs. ≤100 Mbps), certified 6000 VRMS isolation, integrated 36 ns deglitching, and AEC-Q100 qualification-making it uniquely suited for next-generation EV traction inverters and high-fidelity isolated sensor interfaces.
Availability
SI86S642EB-AUR is available at Aetrix Electronics and suitable for industrial motor control, automotive battery management systems, and isolated ADC interfaces requiring stable component supply, long-term lifecycle support, and traceable sourcing for safety-critical designs.
Supply support for SI86S642EB-AUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for high-reliability applications.
The Si86S6xx family is designed for high-noise, safety-critical isolation in automotive traction systems and industrial automation-delivering RF-based performance, reinforced certification, and fail-safe behavior without optical degradation.
FAQ
What is the isolation voltage rating of SI86S642EB-AUR and which safety standards does it meet?
SI86S642EB-AUR is rated for 6000 VRMS isolation per UL 1577 for 1 minute and carries reinforced insulation certification per IEC 60747-17, CSA 62368-1/60601-1, and CQC GB4943.1. These approvals validate its use in medical, industrial, and automotive systems where double insulation is mandated, and confirm its suitability for onboard chargers and battery management units requiring functional safety compliance.
Does SI86S642EB-AUR support fail-safe operation, and how is it configured?
Yes, SI86S642EB-AUR is factory-configured for default-low fail-safe output during VDD1 loss while VDD2 remains powered. This behavior is fixed per ordering option (the "E" in SI86S642EB-AUR denotes default-low), and does not require external configuration. It ensures predictable shutdown states in BMS monitoring circuits, eliminating risk of floating outputs during power faults.
What is the purpose of the SMb pin on SI86S642EB-AUR, and how does it affect power consumption?
The SMb (Sleep Mode) pin on SI86S642EB-AUR is an active-low control that reduces total device quiescent current to 750 µA per side when asserted. In sleep mode, all transmitter circuits disable except one channel dedicated to monitoring SMb state-allowing immediate wake-up when SMb is released. This feature is essential for portable diagnostic tools and always-on BMS subsystems where standby power must be minimized.
How does the 36 ns input deglitch filter in SI86S642EB-AUR improve system reliability?
The 36 ns input deglitch filter in SI86S642EB-AUR blocks noise pulses shorter than 36 ns-such as those induced by IGBT switching transients or EFT bursts-before they propagate across the isolation barrier. This prevents false triggering in downstream logic, maintains data integrity in isolated SPI clock/data lines, and eliminates need for external RC filtering, reducing BOM count and PCB area in motor control and power supply designs.
Is SI86S642EB-AUR compatible with 3.3 V and 5 V logic domains simultaneously?
Yes, SI86S642EB-AUR supports independent 2.25–5.5 V supplies on Side A (VDD1) and Side B (VDD2), enabling native interfacing with 3.3 V microcontrollers on one side and 5 V analog front-ends or gate drivers on the other. Its CMOS/Schmitt-trigger inputs accept logic thresholds scaled to respective VDD levels, and output drivers maintain VOH/VOL specs across the full voltage range-eliminating external level shifters.
SI86S642EB-AUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 2/2
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
SI86S642EB-AUR FAQ
1.How can I place an order for SI86S642EB-AUR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S642EB-AUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S642EB-AUR reliable?
The price and inventory of SI86S642EB-AUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S642EB-AUR is usually 5 days.
3.What payment methods are accepted for SI86S642EB-AUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S642EB-AUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S642EB-AUR?
SI86S642EB-AUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S642EB-AUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S642EB-AUR?
For technical support, including SI86S642EB-AUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S642EB-AUR requirements.
6.How does Aetrix verify that SI86S642EB-AUR is sourced from the original manufacturer or authorized distributors?
All SI86S642EB-AUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S642EB-AUR meets industry standards.
7.What is the process for return or replacement of SI86S642EB-AUR?
All SI86S642EB-AUR units undergo pre-shipment inspection (PSI). If there is an issue with SI86S642EB-AUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S642EB-AUR part is unused and in its original packaging.
Return procedure for SI86S642EB-AUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S642EB-AUR Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
