My Inquiry
My Account
Skyworks Solutions Inc. SI86S661BB-IU
- Part No.:
- SI86S661BB-IU
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SI86S661BB-IU.pdf
- Description:
- 2.5 KVRMS ISOLATOR, 6 UNIDIRECTI
- Quantity:
- Payment:
- Shipping:
Inventory:2,114
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S661BB-IU from Skyworks Solutions is a 6-channel, reinforced digital isolator with bidirectional signal isolation across a semiconductor-based barrier. It supports DC to 150 Mbps data rates, delivers 10 ns typical propagation delay, and provides 6000 VRMS isolation rating in a WB SOIC-16 package. It operates from 2.25–5.5 V supplies and features selectable fail-safe output (default low), tri-state outputs with enable, and AEC-Q100 qualification for automotive traction inverters and battery management systems.
For engineers reviewing the SI86S661BB-IU datasheet, SI86S661BB-IU pinout, SI86S661BB-IU application, or SI86S661BB-IU equivalent, key selection criteria include its 6-channel configuration, reinforced 6000 VRMS isolation, fail-safe default-low option, sleep-mode support via SMb pin, and compatibility with industrial motor control and automotive onboard charger designs requiring high CMTI and low pulse width distortion.
Technical Context
The SI86S661BB-IU implements RF-based on/off keying modulation across a monolithic semiconductor isolation barrier-eliminating startup initialization and enabling robust noise immunity. Its architecture includes independent undervoltage lockout (UVLO) and reset circuits per side (VDD1/VDD2), with RSTB thresholds at ~1.7 V and UVLO hysteresis of 105–160 mV.
It integrates Schmitt-trigger + CMOS threshold inputs for enhanced noise rejection, supports tri-state outputs via EN1/EN2 pins, and offers fail-safe operation where unpowered Side A results in defined low-level outputs on Side B when VDD2 is active-confirmed by Table 4 logic operation for Si86S6x/Lx/Mx devices.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed serial interfaces including isolated SPI and QSPI bus extensions. |
| Propagation delay | 10 ns typical - enables tight timing budgets in real-time motor control and power converter feedback loops. |
| Pulse width distortion | 3.5 ns typical - preserves duty cycle integrity for PWM and clock distribution across isolation barrier. |
| Isolation rating | 6000 VRMS (1 min) - meets reinforced insulation requirements per UL 1577 and IEC 60747-17 for safety-critical automotive and medical systems. |
| Supply voltage | 2.25–5.5 V - allows interoperability with 3.3 V and 5 V logic domains without level shifters. |
| Fail-safe mode | Default low output - ensures safe system state during VDD1 loss while VDD2 remains powered, critical for fault-tolerant gate drivers. |
| Transient immunity | ≥100 kV/µs - suppresses fast common-mode transients in high-dv/dt environments like IGBT/SiC inverter switching nodes. |
Pinout & Package
The SI86S661BB-IU is housed in a wide-body SOIC-16 (WB SOIC-16) package with creepage/clearance optimized for 6000 VRMS reinforced insulation. Pin 1 is marked with a dot; pin numbering follows standard SOIC convention (counterclockwise from top-left corner).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A supply and ground | Power domain for input-side logic (A1–A6, EN1); requires 0.1 µF + 10 µF bypass capacitors. |
| VDD2, GND2 | Side B supply and ground | Power domain for output-side logic (B1–B6, EN2); independent biasing enables dual-supply operation. |
| A1–A6 | Digital I/O (Side A) | Unidirectional or bidirectional channels configurable per application; Schmitt-trigger inputs reject <36 ns glitches. |
| B1–B6 | Digital I/O (Side B) | Isolated counterparts to A1–A6; output impedance ≈50 Ω for controlled-impedance PCB trace routing. |
| EN1, EN2 | Active-high enable | Tri-states all outputs on respective side; used for power sequencing and dynamic channel gating. |
| SMb | Sleep mode control | Active-low pin that disables internal RF transmitters while retaining one channel for wake-up detection. |
Key Features
| Feature | Design Value |
|---|---|
| No start-up initialization | RF modulation architecture eliminates boot delay-output follows input immediately after UVLO exit (~0.3 ms). |
| Reinforced IEC 60747-17 rating | Validated insulation structure supports 6000 VRMS withstand and 1000 V RMS working voltage in automotive and medical end-equipment. |
| Tri-state outputs with enable | EN1/EN2 allow synchronized high-impedance state across all six channels-essential for bus arbitration and multi-master isolation. |
| Selectable fail-safe mode | Ordering option "BB" denotes default-low behavior: B1–B6 drive low when VDD1 is unpowered but VDD2 is active. |
| Sleep mode via SMb | Reduces quiescent current to 750 µA per side while maintaining wake-up capability-enables ultra-low-power standby in EV charging controllers. |
Applications
| Motor Control Feedback Isolation | Automotive Onboard Charger (OBC) |
|---|---|
Use Scenario: Isolating encoder signals, current sense ADC outputs, and PWM gate drive commands between MCU and inverter stage in servo drives. IC Role / Device Role / Timing Role: Six-channel digital isolator providing timing-coherent, low-jitter signal transfer across 6000 VRMS barrier with 10 ns propagation delay. Use Value: Enables precise field-oriented control (FOC) by preserving edge alignment between phase current sampling and gate drive timing under high dv/dt noise. | Use Scenario: Isolating communication lines (e.g., CAN, SPI) and control signals between AC/DC front-end controller and DC/DC secondary side in 11 kW OBC modules. IC Role / Device Role / Timing Role: Reinforced isolator certified to AEC-Q100 Grade 0 (–40°C to +125°C) with fail-safe default-low outputs for safe shutdown during primary-side brownout. Use Value: Eliminates need for external pull-down resistors and reduces BOM count while meeting ISO 6469-3 functional safety requirements for EV charging systems. |
| Isolated Switch-Mode Power Supply | Battery Management System (BMS) |
Use Scenario: Providing isolated feedback for voltage regulation and overcurrent protection in 3–5 kW telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: High-CMTI (>100 kV/µs) isolator transferring error amplifier output and fault flags across isolation barrier without corruption. Use Value: Prevents false triggering of overcurrent protection during fast-switching events, improving PSU reliability and MTBF. | Use Scenario: Isolating cell monitoring IC (e.g., LTC6813) SPI interface and pack-level fault signals between high-voltage battery stack and low-voltage MCU in 800 V BEV packs. IC Role / Device Role / Timing Role: SPI-compatible 6-channel isolator supporting daisy-chained communication with <3.5 ns pulse width distortion to maintain CRC integrity. Use Value: Ensures accurate cell voltage reporting and thermal runaway detection response time within 100 µs safety window defined by UN GTR 20. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM6601ARIZ-RL | 6-channel, 5000 VRMS isolation, integrated isolated DC-DC converter; no SMb pin; higher quiescent current (2.8 mA/channel @ 1 Mbps). | Preferred where auxiliary isolated power is needed; unsuitable for space-constrained layouts due to larger LGA package. | Select ADUM6601ARIZ-RL only if isolated 3.3 V supply generation is required alongside signal isolation. |
| ISO6760FDWR | 6-channel, 5000 VRMS, 50 Mbps max data rate, no fail-safe option, no sleep mode, lower CMTI (85 kV/µs). | Targeted at cost-sensitive industrial PLC I/O modules-not qualified for automotive use or high-noise traction inverter environments. | Choose ISO6760FDWR for non-automotive, lower-speed applications where AEC-Q100 and 150 Mbps are not required. |
Compared with ADUM6601ARIZ-RL and ISO6760FDWR, the SI86S661BB-IU uniquely combines 6000 VRMS reinforced isolation, AEC-Q100 Grade 0 qualification, 150 Mbps capability, and SMb-controlled sleep mode-making it optimal for automotive traction inverters and high-reliability industrial power systems where safety, speed, and ultra-low standby power are jointly critical.
Availability
SI86S661BB-IU is available at Aetrix Electronics and suitable for automotive onboard chargers, battery management systems, and industrial motor control applications requiring stable component supply, long-term lifecycle support, and full traceability.
Supply support for SI86S661BB-IU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and isolation technologies for high-performance wireless and power systems.
The SI86S6xx family was designed specifically for safety-critical, high-noise environments-including electric vehicle powertrains and industrial automation-where reinforced isolation, AEC-Q100 compliance, and sub-10 ns timing precision are mandatory.
FAQ
What is the isolation rating and safety certification status of the SI86S661BB-IU?
The SI86S661BB-IU is rated for 6000 VRMS isolation per UL 1577 (1 minute) and carries reinforced insulation certification per IEC 60747-17. It is also compliant with CSA 62368-1 and CQC GB4943.1. These certifications are confirmed in the official Skyworks datasheet revision 206553B and apply directly to the SI86S661BB-IU ordering option in WB SOIC-16 packaging.
Does the SI86S661BB-IU support fail-safe operation, and how is it configured?
Yes, the SI86S661BB-IU implements selectable fail-safe mode via ordering code: the "BB" suffix indicates default-low output behavior. When VDD1 is unpowered but VDD2 remains active, all B1–B6 outputs drive logic low-ensuring safe deactivation of downstream gate drivers or fault indicators. This behavior is verified in Table 4 of the SI86S6xx datasheet.
What is the function of the SMb pin on the SI86S661BB-IU, and how does it affect power consumption?
The SMb pin on the SI86S661BB-IU enables hardware-controlled sleep mode: driving SMb low reduces total device current to 750 µA per side while retaining one active channel to monitor the pin state. This feature is documented in Section 3.4.2 of the datasheet and is unique to SM-series variants like SI86S661BB-IU.
Can the SI86S661BB-IU be used in SPI isolation applications, and what are its limitations?
The SI86S661BB-IU is not an SPI-dedicated isolator (unlike Si86SSx series); it provides six general-purpose isolated channels. For SPI, users must assign A1–A4/B1–B4 to MOSI/MISO/SCLK/CS and manage direction externally. It lacks built-in SPI protocol logic or buffered MI output-so it supports basic SPI but not advanced features like automatic direction control or interrupt forwarding found in Si86SS51.
What are the recommended bypass capacitor values and placement guidelines for the SI86S661BB-IU?
Skyworks specifies 0.1 µF ceramic + 10 µF bulk capacitors between VDD1–GND1 and VDD2–GND2. The 0.1 µF capacitor must be placed within 3 mm of the respective VDD/GND pins, and both capacitors should be routed with short, low-inductance traces. This requirement is explicitly stated in Section 3.2.1 ("Supply Bypass") of the SI86S6xx datasheet and applies identically to SI86S661BB-IU.
SI86S661BB-IU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- No
- Number of Channels:
- 6
- Inputs - Side 1/Side 2:
- 5/1
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 100kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 14ns, 14ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
SI86S661BB-IU FAQ
1.How can I place an order for SI86S661BB-IU through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S661BB-IU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S661BB-IU reliable?
The price and inventory of SI86S661BB-IU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S661BB-IU is usually 5 days.
3.What payment methods are accepted for SI86S661BB-IU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S661BB-IU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S661BB-IU?
SI86S661BB-IU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S661BB-IU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S661BB-IU?
For technical support, including SI86S661BB-IU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S661BB-IU requirements.
6.How does Aetrix verify that SI86S661BB-IU is sourced from the original manufacturer or authorized distributors?
All SI86S661BB-IU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S661BB-IU meets industry standards.
7.What is the process for return or replacement of SI86S661BB-IU?
All SI86S661BB-IU units undergo pre-shipment inspection (PSI). If there is an issue with SI86S661BB-IU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S661BB-IU part is unused and in its original packaging.
Return procedure for SI86S661BB-IU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S661BB-IU Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
