Skyworks Solutions Inc. SI86S661EC-AS1R
- Part No.:
- SI86S661EC-AS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI86S661EC-AS1R.pdf
- Description:
- 3.75 KVRMS ISOLATOR, 6 UNIDIRECT
- Quantity:
- Payment:

- Shipping:

Inventory:1,144
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S661EC-AS1R from Skyworks Solutions is a 6-channel, reinforced digital isolator with 6000 VRMS isolation rating, 150 Mbps data rate, and AEC-Q100 Grade 1 qualification for automotive systems. It features dual supply operation (2.25–5.5 V), 10 ns typical propagation delay, and fail-safe output configuration (default low) for isolated motor control, battery management, and traction inverter interfaces.
For engineers reviewing the SI86S661EC-AS1R datasheet, SI86S661EC-AS1R pinout, SI86S661EC-AS1R application, or SI86S661EC-AS1R equivalent, this device delivers high-speed bidirectional signal isolation across safety-critical domains with validated transient immunity (100 kV/µs), precise timing, and automotive-grade reliability under –40 to 125 °C operation.
Technical Context
The SI86S661EC-AS1R implements RF-based on/off keying modulation across a semiconductor isolation barrier, eliminating startup initialization and enabling robust noise immunity without optical degradation. Its architecture supports independent UVLO monitoring per side (VDD1/VDD2), RSTB reset thresholds (~1.7 V), and fail-safe output behavior during unpowered input conditions.
All six channels are bidirectional I/O with Schmitt-trigger + CMOS threshold inputs, tri-state outputs controlled by EN1/EN2, and no internal direction pins-distinguishing it from QSPI- or SPI-specific variants like Si86SSxx or Si86SQ44. The EC suffix confirms 6000 VRMS reinforced insulation per UL 1577 and IEC 60747-17.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed serial bus isolation including CAN FD and industrial Ethernet PHY interfaces. |
| Isolation rating | 6000 VRMS for 1 minute - meets reinforced insulation requirements for onboard chargers and traction inverters per UL 1577 and IEC 60747-17. |
| Propagation delay | 10 ns typical - enables tight timing budgets in closed-loop motor control and real-time power converter feedback paths. |
| Supply voltage | 2.25–5.5 V per side - allows direct interfacing with 3.3 V microcontrollers and 5 V analog front-ends without level-shifting. |
| Transient immunity | ≥100 kV/µs - ensures reliable operation in high-dV/dt environments such as IGBT gate drivers and DC-link sensing. |
| Operating temperature | –40 to 125 °C - qualified for under-hood automotive applications and industrial automation ambient conditions. |
| AEC-Q100 grade | Grade 1 - certified for automotive powertrain and charging systems with zero defects in HTOL and TC testing. |
Pinout & Package
SI86S661EC-AS1R is housed in a WB SOIC-16 package (wide-body, 10.3 mm creepage/clearance), supporting 6000 VRMS isolation. Pinout follows Figure 4 (Si86S66x) in the datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A power domain | Supplies and grounds all A-side I/Os (A1–A6); requires 0.1 µF + 10 µF bypassing per side. |
| A1–A6 | Side A digital I/O | Bidirectional isolated channels; compatible with CMOS/Schmitt-trigger logic levels; no direction control pin required. |
| VDD2, GND2 | Side B power domain | Independent supply domain for B-side I/Os (B1–B6); enables galvanic separation between controller and power stage. |
| B1–B6 | Side B digital I/O | Corresponding isolated outputs/inputs mirroring A1–A6; supports fail-safe default-low state when VDD1 is unpowered. |
| EN1, EN2 | Output enable (active high) | Tri-states all outputs on respective side; used for power sequencing and system-level sleep coordination. |
Key Features
| Feature | Design Value |
|---|---|
| No start-up initialization | RF modulation architecture eliminates boot delay; outputs follow inputs immediately after UVLO exit (tSTART = 0.3 ms). |
| Fail-safe output mode | Default-low configuration ensures safe shutdown state in BMS and inverter gate driver circuits during controller power loss. |
| High electromagnetic immunity | 100 kV/µs CMTI rating prevents false triggering in noisy high-power switching environments. |
| Low power quiescent operation | Typical IDD1/IDD2 ≤ 2.83 mA at 5 V (all channels active, 500 kHz toggle) - reduces thermal load in sealed enclosures. |
| Reinforced safety certification | UL 1577, VDE 60747-17, CSA 62368-1, and CQC GB4943.1 approvals - simplifies end-system safety certification. |
Applications
| Motor Control Feedback | Battery Management System |
|---|---|
|
Use Scenario: Isolating encoder signals, current sense ADC outputs, and PWM gate drive commands in EV traction inverters. IC Role / Device Role / Timing Role: Six-channel bidirectional isolator bridging MCU (Side A) and IGBT/SiC gate drivers + analog front-end (Side B). Use Value: 10 ns propagation delay preserves timing integrity in 20+ kHz PWM loops; 6000 VRMS withstand enables direct integration near 800 V DC-link. |
Use Scenario: Communicating cell voltage and temperature measurements from high-voltage battery packs to central controllers. IC Role / Device Role / Timing Role: Isolating UART, SPI, or GPIO signals between pack monitor ICs (Side B) and MCU (Side A) across >500 V potential difference. Use Value: AEC-Q100 Grade 1 qualification ensures long-term reliability in thermal cycling environments; default-low fail-safe prevents erroneous charge/discharge commands. |
| Onboard Charger Interface | Traction Inverter Control |
|
Use Scenario: Isolating AC-DC controller signals (e.g., PFC enable, ZVS detection) from DC-DC secondary side in bi-directional OBCs. IC Role / Device Role / Timing Role: Providing six independent isolation paths for control, status, and fault reporting between primary and secondary control domains. Use Value: Dual 2.25–5.5 V supply range accommodates both 3.3 V MCU logic and 5 V analog comparator outputs without external level shifters. |
Use Scenario: Isolating high-side and low-side gate driver inputs, DESAT feedback, and fault reporting in 3-phase SiC inverter stacks. IC Role / Device Role / Timing Role: Delivering synchronized, low-jitter gate signals while blocking common-mode transients exceeding 100 kV/µs. Use Value: Reinforced insulation and 125 °C operation support compact packaging in liquid-cooled inverter modules with minimal derating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI8661ED-AS1R | Same 6-channel, 6000 VRMS, 150 Mbps spec but default-high fail-safe output; EC vs ED ordering code distinction. | Suitable where system logic requires active-high default state during power loss (e.g., enable signals). | Select SI8661ED-AS1R only if default-high behavior is required; pinout and timing are identical. |
| ADUM6601ARIZ-RL | 6-channel, 5000 VRMS (not reinforced), 100 Mbps max, integrated isolated DC-DC; higher quiescent current (4.5 mA/channel). | Better for space-constrained designs needing isolated power; less suitable for 6000 VRMS safety-critical automotive use cases. | Choose ADUM6601ARIZ-RL only when isolated bias supply is needed and 6000 VRMS is not mandated. |
Compared with SI8661ED-AS1R, SI86S661EC-AS1R provides guaranteed default-low fail-safe behavior critical for safety shutdowns; compared with ADUM6601ARIZ-RL, it offers higher isolation rating and speed but requires external isolated supplies.
Availability
SI86S661EC-AS1R is available at Aetrix Electronics and suitable for automotive battery management systems, traction inverter control, and onboard charger interfaces requiring stable component supply, long lifecycle assurance, and AEC-Q100-compliant sourcing.
Supply support for SI86S661EC-AS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si86S6xx family was designed specifically for high-reliability automotive and industrial isolation, emphasizing reinforced safety certification, high CMTI, and extended temperature operation without optical aging limitations.
FAQ
What is the isolation rating and safety certification status of SI86S661EC-AS1R?
SI86S661EC-AS1R is rated for 6000 VRMS isolation per UL 1577 (1 minute) and carries reinforced insulation certification per IEC 60747-17, VDE 62368-1, and CQC GB4943.1. These certifications are fully documented in Skyworks' safety file and apply directly to the SI86S661EC-AS1R part number in WB SOIC-16 packaging.
Does SI86S661EC-AS1R require external components for stable operation?
Yes, SI86S661EC-AS1R requires 0.1 µF and 10 µF bypass capacitors on both VDD1–GND1 and VDD2–GND2 pairs, placed as close as possible to the pins. No pull-up/down resistors are mandatory, though 50–300 Ω series resistors may be added on noisy lines per layout guidance in the datasheet.
How does the fail-safe mode function in SI86S661EC-AS1R?
SI86S661EC-AS1R uses the EC ordering option to configure default-low fail-safe behavior: when VDD1 is unpowered but VDD2 remains active, all B1–B6 outputs are driven low. This behavior is confirmed in Table 4 (Si86S6x/Lx/Mx Logic Operation) and ensures safe shutdown in gate driver and BMS applications.
Is SI86S661EC-AS1R pin-compatible with other Si86S6xx variants?
SI86S661EC-AS1R shares identical WB SOIC-16 pinout with all Si86S66x devices (e.g., SI86S660, SI86S662, SI86S663) per Figure 4 of the datasheet. Channel count and fail-safe option (EC/ED) do not affect pin assignment-only functional behavior differs.
What is the maximum data rate supported by SI86S661EC-AS1R?
SI86S661EC-AS1R supports DC to 150 Mbps data rate across all six channels, verified under worst-case conditions (TA = 125 °C, VDD = 2.25 V). This enables use in high-speed interfaces such as isolated CAN FD transceivers, fast ADC/DAC links, and real-time motor control feedback loops.
SI86S661EC-AS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 6
- Inputs - Side 1/Side 2:
- 5/1
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI86S661EC-AS1R FAQ
1.How can I place an order for SI86S661EC-AS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S661EC-AS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S661EC-AS1R reliable?
The price and inventory of SI86S661EC-AS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S661EC-AS1R is usually 5 days.
3.What payment methods are accepted for SI86S661EC-AS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S661EC-AS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S661EC-AS1R?
SI86S661EC-AS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S661EC-AS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S661EC-AS1R?
For technical support, including SI86S661EC-AS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S661EC-AS1R requirements.
6.How does Aetrix verify that SI86S661EC-AS1R is sourced from the original manufacturer or authorized distributors?
All SI86S661EC-AS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S661EC-AS1R meets industry standards.
7.What is the process for return or replacement of SI86S661EC-AS1R?
All SI86S661EC-AS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI86S661EC-AS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S661EC-AS1R part is unused and in its original packaging.
Return procedure for SI86S661EC-AS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S661EC-AS1R Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
