My Inquiry
My Account
Skyworks Solutions Inc. SI86S661EE-AS2R
- Part No.:
- SI86S661EE-AS2R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI86S661EE-AS2R.pdf
- Description:
- 6.0 KVRMS ISOLATOR, 6 UNIDIRECTI
- Quantity:
- Payment:
- Shipping:
Inventory:4,249
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S661EE-AS2R from Skyworks Solutions is a 6-channel, reinforced digital isolator with bidirectional signal isolation across a semiconductor barrier, supporting up to 150 Mbps data rate, 10 ns typical propagation delay, and 6000 VRMS isolation rating. It operates from 2.25 V to 5.5 V on both sides and features tri-state outputs with enable control, selectable fail-safe default (high/low), and AEC-Q100 qualification for automotive traction inverters and battery management systems.
For engineers reviewing the SI86S661EE-AS2R datasheet, SI86S661EE-AS2R pinout, SI86S661EE-AS2R application, or SI86S661EE-AS2R equivalent, key selection criteria include its 6-channel configuration, WB SOIC-16 package with 8.3 mm creepage, reinforced IEC 60747-17 certification, sleep mode support via SMb pin, and compatibility with isolated SPI, ADC/DAC, and motor control interfaces.
Technical Context
The SI86S661EE-AS2R implements RF-based on/off keying modulation across a monolithic semiconductor isolation barrier-eliminating startup initialization and enabling robust noise immunity. Its architecture supports independent undervoltage lockout (UVLO) and reset monitoring on both sides (VDD1/VDD2), with RSTB thresholds at ~1.7 V and UVLO hysteresis of 105–160 mV.
It delivers precise timing with 3.5 ns typical pulse width distortion and 100 kV/µs minimum transient immunity. The device includes Schmitt-trigger + CMOS threshold inputs, tri-state output enable (EN1/EN2), and fail-safe mode selection determined at ordering-no runtime reconfiguration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed serial links including isolated SPI and QSPI buses |
| Propagation delay | 10 ns typical - enables tight timing budgets in motor control gate drivers and real-time feedback loops |
| Isolation rating | 6000 VRMS (1 min) - meets reinforced insulation requirements per UL 1577 and IEC 60747-17 |
| Supply voltage | 2.25 V to 5.5 V per side - allows interoperability with 3.3 V and 5 V logic domains without level shifters |
| Operating temperature | –40 °C to +125 °C - qualified for under-hood automotive and industrial power converter environments |
| Transient immunity | ≥100 kV/µs - ensures reliable operation in high-dv/dt motor drive and inverter applications |
| Fail-safe mode | Ordering-selectable default high or low - prevents undefined states during VDD1 loss in safety-critical BMS monitoring |
Pinout & Package
SI86S661EE-AS2R is housed in a wide-body SOIC-16 (WB SOIC-16) package with 8.3 mm creepage and 10.3 mm clearance, certified for reinforced insulation per IEC 60747-17 and UL 1577.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A power supply pair | Provides bias for 6 input-side channels; requires 0.1 µF + 10 µF local bypass |
| A1–A6 | Side A digital I/O | Unidirectional or bidirectional isolated data inputs/outputs; CMOS/Schmitt-trigger compatible |
| EN1 | Side A output enable | Active-high control for tristating all A-side outputs; used for bus arbitration or power sequencing |
| VDD2, GND2 | Side B power supply pair | Independent bias domain for 6 output-side channels; galvanically isolated from Side A |
| B1–B6 | Side B digital I/O | Corresponding isolated outputs/inputs mirroring A1–A6; supports fail-safe default state |
| EN2 | Side B output enable | Active-high control for tristating all B-side outputs; enables independent side-level shutdown |
Key Features
| Feature | Design Value |
|---|---|
| No start-up initialization | RF-modulated channel architecture eliminates boot delay-output follows input immediately after UVLO exit |
| Sleep mode (SMb) | Active-low pin reduces quiescent current to ≤750 µA/side while retaining wake-on-signal capability |
| Tri-state outputs with enable | EN1/EN2 provide hardware-controlled bus contention prevention on either side without software overhead |
| Reinforced safety certification | UL 1577, VDE 60747-17, CSA 62368-1, CQC GB4943.1 - enables single-component compliance in medical and EV systems |
| Selectably fail-safe output | Factory-configured default high or low state during VDD1 loss-prevents uncontrolled gate drive in BMS fault conditions |
Applications
| Industrial Motor Control | Automotive Battery Management |
|---|---|
|
Use Scenario: Isolating PWM gate signals and current-sense feedback between MCU and 3-phase inverter stage in servo drives. IC Role / Device Role / Timing Role: 6-channel digital isolator providing bidirectional signal transfer with <10 ns propagation delay and <3.5 ns pulse width distortion. Use Value: Enables precise timing alignment between control and power stages, reducing shoot-through risk and improving efficiency at 20+ kHz switching frequencies. |
Use Scenario: Isolating cell voltage monitoring and balancing commands between main BMS controller and slave monitoring ICs in 800 V EV battery packs. IC Role / Device Role / Timing Role: Reinforced 6000 VRMS isolator with AEC-Q100 qualification and –40 °C to +125 °C operation for high-voltage domain separation. Use Value: Meets IEC 62619 and ISO 26262 functional safety requirements for voltage measurement integrity under fault conditions. |
| Isolated Switch-Mode Power Supply | Medical Isolated Data Acquisition |
|
Use Scenario: Providing feedback isolation for secondary-side voltage regulation and primary-side synchronous rectifier control in 1–3 kW telecom PSUs. IC Role / Device Role / Timing Role: High-EMI-immunity digital isolator replacing optocouplers with 100 kV/µs transient immunity and 150 Mbps bandwidth. Use Value: Eliminates optocoupler aging and CMTI limitations, enabling stable regulation under fast load transients and EFT bursts. |
Use Scenario: Isolating ADC serial interface (SPI) and digital control lines between patient-connected front-end analog circuitry and system MCU in portable ultrasound devices. IC Role / Device Role / Timing Role: Reinforced 6000 VRMS isolator certified to IEC 60601-1 for patient-connected medical equipment. Use Value: Provides double protection against leakage current and withstand voltage failure, satisfying BF-rated isolation requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM6601ARIZ-RL | 6-channel, 50 Mbps, integrated isolated DC-DC converter (3.3 V out), 3750 VRMS rating | Lacks 6000 VRMS and AEC-Q100; suitable for lower-voltage industrial but not automotive traction inverters | Choose when isolated power is needed alongside signal isolation and 6000 VRMS is not required |
| ISO6760FDWR | 6-channel, 50 Mbps, 5000 VRMS, no sleep mode, no fail-safe option, SOIC-16 NB package | Lower isolation rating and no automotive qualification; limited to non-safety-critical industrial use | Choose for cost-sensitive, non-automotive applications where 6000 VRMS and AEC-Q100 are unnecessary |
Compared with ADUM6601ARIZ-RL and ISO6760FDWR, SI86S661EE-AS2R provides higher isolation (6000 VRMS), automotive qualification, sleep mode, and fail-safe configurability-making it uniquely suited for EV traction inverters and high-reliability medical isolation where safety certification and timing precision are mandatory.
Availability
SI86S661EE-AS2R is available at Aetrix Electronics and suitable for industrial motor control, automotive battery management systems, and isolated switch-mode power supplies requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for SI86S661EE-AS2R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for high-performance wireless and power systems.
The Si86S6xx family was designed specifically for high-reliability, high-speed digital isolation in automotive electrification and industrial automation-delivering reinforced safety, low-latency timing, and robust EMI immunity without optical degradation.
FAQ
What is the isolation rating and safety certification status of SI86S661EE-AS2R?
SI86S661EE-AS2R is rated for 6000 VRMS isolation per UL 1577 (1 minute) and carries reinforced insulation certification per IEC 60747-17, VDE 62368-1, and CSA 60601-1. These certifications are fully documented and approved-not pending-for use in automotive, industrial, and medical end-equipment requiring reinforced barrier integrity.
Does SI86S661EE-AS2R support sleep mode, and how is it controlled?
Yes, SI86S661EE-AS2R supports active-low sleep mode via the SMb pin. When SMb is driven low, quiescent current drops to ≤750 µA per side while maintaining wake-on-signal capability through one always-active channel. This feature is implemented in hardware and requires no firmware intervention-SI86S661EE-AS2R resumes full operation within microseconds when SMb is released high.
What is the default output behavior of SI86S661EE-AS2R during power loss on Side A?
SI86S661EE-AS2R offers factory-selectable fail-safe mode: either default high or default low output on Side B when VDD1 is unpowered but VDD2 remains active. This behavior is fixed at manufacturing and cannot be changed in-circuit-SI86S661EE-AS2R ensures deterministic state retention critical for safety shutdown in BMS and motor control applications.
Can SI86S661EE-AS2R be used in SPI isolation applications, and what pins are involved?
SI86S661EE-AS2R is not an SPI-dedicated isolator like the Si86SSx series-it provides six general-purpose bidirectional channels. For SPI isolation, users must assign A1–A4 and B1–B4 to MOSI/MISO/CLK/CS signals manually. SI86S661EE-AS2R does not include dedicated SPI control logic (e.g., automatic direction sensing), so external GPIO or MCU coordination is required for full-duplex SPI operation.
What package type and creepage distance does SI86S661EE-AS2R use?
SI86S661EE-AS2R uses the wide-body SOIC-16 (WB SOIC-16) package with 8.3 mm creepage and 10.3 mm clearance-validated for reinforced insulation per IEC 60747-17. This package enables direct replacement of legacy optocouplers in high-voltage designs without PCB layout changes, and SI86S661EE-AS2R maintains full 6000 VRMS rating in this footprint.
SI86S661EE-AS2R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 6
- Inputs - Side 1/Side 2:
- 5/1
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 6000Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI86S661EE-AS2R FAQ
1.How can I place an order for SI86S661EE-AS2R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S661EE-AS2R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S661EE-AS2R reliable?
The price and inventory of SI86S661EE-AS2R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S661EE-AS2R is usually 5 days.
3.What payment methods are accepted for SI86S661EE-AS2R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S661EE-AS2R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S661EE-AS2R?
SI86S661EE-AS2R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S661EE-AS2R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S661EE-AS2R?
For technical support, including SI86S661EE-AS2R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S661EE-AS2R requirements.
6.How does Aetrix verify that SI86S661EE-AS2R is sourced from the original manufacturer or authorized distributors?
All SI86S661EE-AS2R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S661EE-AS2R meets industry standards.
7.What is the process for return or replacement of SI86S661EE-AS2R?
All SI86S661EE-AS2R units undergo pre-shipment inspection (PSI). If there is an issue with SI86S661EE-AS2R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S661EE-AS2R part is unused and in its original packaging.
Return procedure for SI86S661EE-AS2R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S661EE-AS2R Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
