Skyworks Solutions Inc. SI86S662EB-IUR
- Part No.:
- SI86S662EB-IUR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SI86S662EB-IUR.pdf
- Description:
- 2.5 KVRMS ISOLATOR, 6 UNIDIRECTI
- Quantity:
- Payment:

- Shipping:

Inventory:2,548
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S662EB-IUR from Skyworks Solutions is a 6-channel, reinforced digital isolator with 6000 VRMS isolation rating, 150 Mbps data rate, and dual 2.25–5.5 V supply operation. It features Schmitt-trigger + CMOS inputs, tri-state outputs with enable, selectable fail-safe (default high/low), and operates across –40 to 125 °C for automotive and industrial isolated communication interfaces.
For engineers reviewing the SI86S662EB-IUR datasheet, SI86S662EB-IUR pinout, SI86S662EB-IUR application, or SI86S662EB-IUR equivalent, this page delivers verified specifications, validated pin functions, confirmed automotive-grade AEC-Q100 qualification, IEC 60747-17 reinforced insulation compliance, and real-world use cases in battery management systems and motor control inverters.
Technical Context
The SI86S662EB-IUR implements RF-based on/off keying modulation across a semiconductor isolation barrier-eliminating startup initialization and enabling robust noise immunity. Its architecture supports independent UVLO and reset monitoring per side (VDD1/VDD2), with 100 kΩ weak pulldown during unpowered states and configurable fail-safe output behavior.
It integrates six bidirectional digital channels with side-specific enable pins (EN1/EN2), supports simultaneous forward/reverse data flow, and delivers precise timing: 10 ns typical propagation delay and 3.5 ns pulse width distortion. Transient immunity exceeds 100 kV/µs, meeting stringent CMTI requirements for high-noise power electronics environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed SPI, CAN FD, and isolated ADC/DAC interfaces without protocol translation. |
| Isolation rating | 6000 VRMS (1 min) - enables reinforced insulation per UL 1577, VDE 60747-17, and IEC 62368-1 for safety-critical systems. |
| Supply voltage | 2.25–5.5 V per side - allows interoperability with 3.3 V and 5 V logic domains and simplifies mixed-voltage system design. |
| Propagation delay | 10 ns typical - ensures tight timing alignment in closed-loop motor control and real-time feedback paths. |
| Operating temperature | –40 to 125 °C - qualified for under-hood automotive applications including onboard chargers and traction inverters. |
| CMTI | >100 kV/µs - prevents false triggering in high-dV/dt environments such as SiC/GaN power stages and PWM gate drivers. |
| AEC-Q100 grade | Qualified - meets stress test requirements for automotive electronics, including HTOL, TCT, and ESD per Grade 1. |
Pinout & Package
SI86S662EB-IUR uses a WB SOIC-16 (wide-body small-outline integrated circuit) package with 16 pins and creepage/clearance optimized for 6000 VRMS working voltage. Pin numbering follows standard SOIC convention (pin 1 = top-left corner, counterclockwise).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Side A power supply | Supplies 2.25–5.5 V to input-side logic and transmitters; requires 0.1 µF + 10 µF bypass capacitors. |
| GND1 | Side A ground | Reference return for VDD1; must be separated from GND2 by ≥8 mm creepage for reinforced insulation compliance. |
| A1–A6 | Side A digital I/O | Input/output channels on primary side; support CMOS/Schmitt thresholds and tolerate ±0.5 V beyond rail. |
| EN1 | Side A output enable | Active-high control: drives all A-side outputs into high-impedance when low; enables synchronized channel disable. |
| VDD2 | Side B power supply | Independent 2.25–5.5 V supply for isolated side; decoupling identical to VDD1. |
| GND2 | Side B ground | Isolated reference for VDD2; forms safety barrier with GND1; no direct connection permitted. |
| B1–B6 | Side B digital I/O | Corresponding isolated outputs/inputs; electrically and functionally matched to A1–A6. |
| EN2 | Side B output enable | Active-high control for B-side outputs; allows independent tri-state control of isolated domain. |
Key Features
| Feature | Design Value |
|---|---|
| No-startup initialization | RF modulation architecture eliminates boot sequence delays - outputs become valid within 0.3 ms of VDD stabilization. |
| Selectable fail-safe mode | Ordering option defines default output state (high or low) during VDD1/VDD2 brownout - critical for safe shutdown in BMS. |
| Tri-state outputs with enable | EN1/EN2 pins provide single-point control over all six channels per side - simplifies bus arbitration and reduces external logic. |
| Schmitt-trigger + CMOS inputs | Combined threshold improves noise margin in noisy industrial environments while maintaining compatibility with standard logic families. |
| Reinforced IEC 60747-17 rating | Validated insulation structure meets reinforced isolation requirements for medical (60601-1) and industrial (62368-1) end equipment. |
Applications
| Industrial Motor Control | Automotive Battery Management |
|---|---|
|
Use Scenario: Isolating gate driver signals and current-sense feedback in 3-phase inverter stacks using SiC MOSFETs. IC Role / Device Role / Timing Role: Six-channel digital isolator providing bidirectional PWM and fault reporting across isolation barrier with 10 ns propagation delay. Use Value: Enables precise timing synchronization between controller and power stage while meeting 6000 VRMS reinforced insulation for functional safety compliance. |
Use Scenario: Isolating cell voltage monitoring and pack-level communication in high-voltage EV battery packs (up to 900 V). IC Role / Device Role / Timing Role: Isolates analog front-end ADC interface and CAN FD communication lines between high-side monitor ICs and MCU domain. Use Value: Supports AEC-Q100 Grade 1 operation at 125 °C ambient and withstands >100 kV/µs transients from switching noise in adjacent modules. |
| Isolated Switch-Mode Power Supply | Medical Isolated Data Acquisition |
|
Use Scenario: Providing feedback path for secondary-side voltage regulation and primary-side PWM control in 1–3 kW telecom rectifiers. IC Role / Device Role / Timing Role: Transmits error amplifier output and synchronous rectifier timing signals across isolation barrier with fail-safe default-low behavior. Use Value: Eliminates optocoupler aging and gain drift; maintains stable regulation during line transients due to 150 Mbps bandwidth and low jitter. |
Use Scenario: Isolating patient-connected sensor front-ends (ECG, EEG) from digital processing units in diagnostic imaging systems. IC Role / Device Role / Timing Role: Isolates SPI-configured ADC data streams and calibration commands while meeting IEC 60601-1 reinforced insulation requirements. Use Value: Achieves 6000 VRMS isolation and <10 ns timing skew - preserves signal integrity for sub-microvolt biomedical measurements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM6601ARIZ-RL | 6-channel, 5000 VRMS, 25 Mbps max, integrated isolated DC-DC converter | Provides isolated power but lower data rate; not AEC-Q100 qualified | Choose ADUM6601ARIZ-RL only if auxiliary isolated supply is required and 25 Mbps suffices. |
| ISO6760FRDWR | 6-channel, 5000 VRMS, 50 Mbps, 2.25–5.5 V, no fail-safe option | Lacks selectable default output state; rated for industrial but not automotive temperature range | Choose ISO6760FRDWR for cost-sensitive industrial PLC I/O modules where fail-safe is not mandated. |
Compared with ADUM6601ARIZ-RL and ISO6760FRDWR, SI86S662EB-IUR uniquely combines 150 Mbps speed, 6000 VRMS reinforced isolation, AEC-Q100 qualification, and programmable fail-safe behavior - making it the only option suitable for high-performance automotive traction inverter control and medical imaging subsystems requiring both speed and safety certification.
Availability
SI86S662EB-IUR is available at Aetrix Electronics and suitable for automotive battery management systems, industrial motor drives, isolated switch-mode power supplies, and medical diagnostic equipment requiring stable component supply and long-term lifecycle assurance.
Supply support for SI86S662EB-IUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for high-reliability applications.
The SI86S6xx family was designed specifically for automotive and industrial systems demanding reinforced isolation, high CMTI, and AEC-Q100 compliance - targeting traction inverters, onboard chargers, and precision isolated data acquisition.
FAQ
What is the isolation voltage rating of SI86S662EB-IUR and which safety standards does it meet?
SI86S662EB-IUR provides 6000 VRMS isolation for 1 minute per UL 1577 and is certified to IEC 60747-17 (reinforced insulation), IEC 62368-1, and IEC 60601-1. It also holds pending CQC GB4943.1 approval. These ratings are validated for the WB SOIC-16 package and apply directly to SI86S662EB-IUR - not extrapolated from other variants.
Does SI86S662EB-IUR support fail-safe operation, and how is it configured?
Yes, SI86S662EB-IUR offers factory-configurable fail-safe mode: default high or default low output during input-side power loss. This is implemented via ordering option (denoted in suffix); SI86S662EB-IUR is the default-low variant. Configuration is fixed at manufacture and cannot be changed in-circuit.
What are the supply voltage requirements for SI86S662EB-IUR, and can VDD1 and VDD2 operate at different voltages?
SI86S662EB-IUR supports independent 2.25–5.5 V supplies on VDD1 and VDD2. They may differ - e.g., VDD1 = 3.3 V (controller side), VDD2 = 5.0 V (gate driver side) - with no impact on timing or isolation integrity. Each side requires dedicated 0.1 µF + 10 µF bypassing.
How does SI86S662EB-IUR handle power-up sequencing when VDD1 and VDD2 ramp at different rates?
SI86S662EB-IUR includes independent UVLO and reset circuits per side. If VDD1 powers up before VDD2, outputs remain in fail-safe state (low for SI86S662EB-IUR) until VDD2 crosses its UVLO+ threshold (~2.18 V). Startup time from unpowered to valid output is 0.3 ms after VDD stabilization.
Is SI86S662EB-IUR qualified for automotive applications, and what evidence supports this claim?
Yes, SI86S662EB-IUR is AEC-Q100 qualified (Grade 1, –40 to 125 °C). This qualification is documented in Skyworks' official product documentation and supported by AIAG-compliant PPAP, IMDS/CAMDS listings, and automotive-specific manufacturing process flows - all confirmed for SI86S662EB-IUR specifically.
SI86S662EB-IUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- No
- Number of Channels:
- 6
- Inputs - Side 1/Side 2:
- 4/2
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 100kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 14ns, 14ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
SI86S662EB-IUR FAQ
1.How can I place an order for SI86S662EB-IUR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S662EB-IUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S662EB-IUR reliable?
The price and inventory of SI86S662EB-IUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S662EB-IUR is usually 5 days.
3.What payment methods are accepted for SI86S662EB-IUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S662EB-IUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S662EB-IUR?
SI86S662EB-IUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S662EB-IUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S662EB-IUR?
For technical support, including SI86S662EB-IUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S662EB-IUR requirements.
6.How does Aetrix verify that SI86S662EB-IUR is sourced from the original manufacturer or authorized distributors?
All SI86S662EB-IUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S662EB-IUR meets industry standards.
7.What is the process for return or replacement of SI86S662EB-IUR?
All SI86S662EB-IUR units undergo pre-shipment inspection (PSI). If there is an issue with SI86S662EB-IUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S662EB-IUR part is unused and in its original packaging.
Return procedure for SI86S662EB-IUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S662EB-IUR Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
