Skyworks Solutions Inc. SI86S662EC-IS1R
- Part No.:
- SI86S662EC-IS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI86S662EC-IS1R.pdf
- Description:
- 3.75 KVRMS ISOLATOR, 6 UNIDIRECT
- Quantity:
- Payment:

- Shipping:

Inventory:1,427
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S662EC-IS1R from Skyworks Solutions is a 6-channel, reinforced-isolation digital isolator with 6000 VRMS isolation rating, 150 Mbps data rate, and dual 2.25–5.5 V supply operation. It features Schmitt-trigger + CMOS inputs, tri-state outputs with enable, selectable fail-safe (default high/low), and operates across –40 to 125 °C for automotive and industrial systems requiring robust signal integrity across high-noise power domains.
For engineers reviewing the SI86S662EC-IS1R datasheet, SI86S662EC-IS1R pinout, SI86S662EC-IS1R application, or SI86S662EC-IS1R equivalent, key selection criteria include its 6-channel bidirectional isolation capability, 10 ns typical propagation delay, 3.5 ns pulse width distortion, 100 kV/µs CMTI, and WB SOIC-16 package with reinforced IEC 60747-17 certification - critical for onboard chargers, motor control, and isolated ADC/DAC interfaces.
Technical Context
The SI86S662EC-IS1R implements RF-based on/off keying modulation across a semiconductor isolation barrier, eliminating startup initialization and enabling deterministic timing without clock recovery circuits. Its architecture supports independent UVLO and reset per side (VDD1/VDD2), with RSTB thresholds at ~1.7 V and UVLO hysteresis of 105–160 mV.
It delivers precise timing performance: 10 ns typical propagation delay, 3.5 ns pulse width distortion, and 100 kV/µs common-mode transient immunity. The device includes tri-state output control via EN1/EN2 pins and supports fail-safe default states (high or low) during unpowered conditions - configurable by ordering option.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | DC to 150 Mbps - supports high-speed serial interfaces including SPI, QSPI, and digital feedback loops in power converters. |
| Isolation Rating | 6000 VRMS (1 min) - meets reinforced insulation requirements per UL 1577 and IEC 60747-17 for safety-critical automotive and medical applications. |
| Propagation Delay | 10 ns typical - enables tight timing margins in closed-loop motor control and real-time ADC sampling synchronization. |
| Pulse Width Distortion | 3.5 ns typical - preserves duty cycle fidelity for PWM signal isolation in gate driver interfaces. |
| CMTI | ≥100 kV/µs - ensures reliable operation in high-dV/dt environments like traction inverters and SMPS with SiC/GaN switches. |
| Supply Voltage | 2.25–5.5 V per side - allows interoperability with 3.3 V and 5 V logic domains without level-shifting components. |
| Operating Temperature | –40 to 125 °C - qualified per AEC-Q100 Grade 1 for under-hood automotive use including battery management and OBCs. |
Pinout & Package
SI86S662EC-IS1R is housed in a wide-body SOIC-16 (WB SOIC-16) package with creepage/clearance optimized for 6000 VRMS reinforced isolation. Pin 1 is marked with a dot; the isolation barrier separates Side A (pins 1–8) and Side B (pins 9–16).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A power supply | Provides independent 2.25–5.5 V bias for input-side logic; requires 0.1 µF + 10 µF bypass capacitors. |
| A1–A6 | Side A digital I/O | 6 unidirectional/bidirectional channels accepting Schmitt-trigger + CMOS thresholds for noise immunity. |
| EN1 | Side A output enable | Active-high control enabling/disabling all Side A outputs; places outputs in high-impedance state when low. |
| VDD2, GND2 | Side B power supply | Independent 2.25–5.5 V bias for output-side logic; galvanically isolated from VDD1/GND1. |
| B1–B6 | Side B digital I/O | 6 isolated output channels; output state follows A-side inputs with fail-safe default (high/low) during VDD1 loss. |
| EN2 | Side B output enable | Active-high control enabling/disabling all Side B outputs; supports independent tri-state control per side. |
Key Features
| Feature | Design Value |
|---|---|
| No start-up initialization | RF modulation architecture eliminates boot sequence delays - outputs become valid immediately after VDD exceeds UVLO+ (2.18 V typical). |
| Selectable fail-safe mode | Ordering option determines default output state (high or low) when VDD1 is unpowered but VDD2 remains active - critical for safe system shutdown. |
| Tri-state outputs with enable | EN1/EN2 pins provide per-side output disable, enabling bus sharing and reducing contention in multi-master isolated interfaces. |
| Schmitt-trigger + CMOS inputs | Input hysteresis ≥0.15 × VDDx rejects fast transients and ESD-induced glitches without external filtering components. |
| AEC-Q100 qualification | Qualified to Grade 1 (–40 to 125 °C) with automotive-specific manufacturing flow - ensures low defectivity for EV traction inverters and BMS. |
Applications
| Onboard Charger (OBC) | Battery Management System (BMS) |
|---|---|
|
Use Scenario: Isolating CAN communication and voltage/current sensing signals between high-voltage DC-link and low-voltage MCU domain in 22 kW EV OBCs. IC Role / Device Role / Timing Role: SI86S662EC-IS1R provides six independent isolation channels for bi-directional control signals (enable, fault, ready) and analog sensor digitization paths. Use Value: 6000 VRMS reinforced isolation and 100 kV/µs CMTI prevent coupling of >10 kV transients from 800 V DC bus into safety-critical control logic. |
Use Scenario: Galvanic separation of cell monitoring IC (e.g., LTC6813) SPI interface from main BMS controller in 96-cell lithium-ion packs. IC Role / Device Role / Timing Role: SI86S662EC-IS1R isolates MOSI, MISO, SCLK, CS, and two auxiliary signals (e.g., ALERT, READY) across the isolation barrier. Use Value: 150 Mbps data rate and 10 ns propagation delay preserve SPI timing margins at 20 MHz clock, enabling sub-100 µs cell voltage readout cycles. |
| Industrial Motor Drive | Isolated ADC Interface |
|
Use Scenario: Transmitting PWM gate drive enable/disable commands and fault feedback from isolated gate drivers (e.g., Si823Hx) to MCU in 15 kW servo drives. IC Role / Device Role / Timing Role: SI86S662EC-IS1R carries six discrete signals: three PWM enables, two fault flags, and one ready status - all synchronized across isolation boundary. Use Value: 3.5 ns pulse width distortion prevents duty cycle skew between parallel IGBT/SiC half-bridges, avoiding shoot-through risk. |
Use Scenario: Isolating serial interface (e.g., SPI) between precision ADC (e.g., AD7403) and host processor in isolated current/voltage measurement modules. IC Role / Device Role / Timing Role: SI86S662EC-IS1R isolates SDO, SCLK, CS, DRDY, and two configuration lines required for ADC register access and calibration. Use Value: Schmitt-trigger inputs reject >100 MHz switching noise from adjacent power stages, eliminating need for external RC filters on ADC data lines. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM6601ARIZ-RL | 6-channel, 5000 VRMS, 25 Mbps max, integrated isolated DC-DC converter (3.3 V out), no fail-safe option | Preferred where board space is constrained and isolated power is needed; unsuitable for >25 Mbps or 6000 VRMS requirements | Choose ADUM6601ARIZ-RL only if isolated 3.3 V supply is required and data rate ≤25 Mbps suffices. |
| ISO6760FDWR | 6-channel, 5000 VRMS, 50 Mbps max, 100 kV/µs CMTI, no sleep mode, VDD = 1.71–5.5 V | Lower isolation rating and speed; suitable for industrial PLC I/O modules but not automotive traction systems | Choose ISO6760FDWR for cost-sensitive industrial automation where 5000 VRMS and 50 Mbps meet requirements. |
Compared with ADUM6601ARIZ-RL and ISO6760FDWR, SI86S662EC-IS1R delivers higher isolation (6000 VRMS), faster data rate (150 Mbps), and AEC-Q100 qualification - making it uniquely suited for automotive OBCs and high-performance motor drives where timing fidelity and safety certification are non-negotiable.
Availability
SI86S662EC-IS1R is available at Aetrix Electronics and suitable for onboard chargers, battery management systems, and industrial motor control applications requiring stable component supply, long-term lifecycle support, and automotive-grade reliability.
Supply support for SI86S662EC-IS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and isolation technologies for wireless, automotive, and industrial markets.
The SI86S6xx family was designed specifically for high-reliability, high-speed digital isolation in safety-critical automotive and industrial power systems - emphasizing reinforced insulation, AEC-Q100 compliance, and RF-based timing precision.
FAQ
What is the isolation voltage rating of the SI86S662EC-IS1R?
The SI86S662EC-IS1R is rated for 6000 VRMS isolation for 1 minute per UL 1577 and certified to IEC 60747-17 for reinforced insulation. This rating applies to the WB SOIC-16 package and is validated for continuous working voltage up to 1140 V peak in end-system safety standards such as IEC 62368-1 and IEC 60601-1. SI86S662EC-IS1R maintains this rating across its full operating temperature range of –40 to 125 °C.
Does the SI86S662EC-IS1R require external startup initialization or configuration?
No, the SI86S662EC-IS1R uses an RF on/off keying architecture that requires no startup initialization or configuration. Outputs become valid within 0.3 ms after VDD1 and VDD2 exceed their respective UVLO+ thresholds (2.18 V typical). SI86S662EC-IS1R enters normal operation immediately - no firmware handshake, clock training, or register programming is needed.
What fail-safe behavior does the SI86S662EC-IS1R exhibit during loss of input-side power?
The SI86S662EC-IS1R offers a selectable fail-safe mode determined by ordering option: either default-high or default-low output state when VDD1 is unpowered but VDD2 remains active. This behavior is implemented via internal circuitry that holds outputs at the configured logic level - ensuring predictable system response during brownout or controller failure. SI86S662EC-IS1R does not float or enter high-impedance state in this condition.
Can the SI86S662EC-IS1R support SPI communication between isolated domains?
Yes, the SI86S662EC-IS1R supports SPI isolation by assigning dedicated channels to MOSI, MISO, SCLK, CS, and auxiliary signals (e.g., INT, READY). Its 150 Mbps data rate and 10 ns propagation delay preserve timing integrity at SPI clock frequencies up to 20 MHz. SI86S662EC-IS1R's Schmitt-trigger inputs reject high-frequency noise common in motor-drive environments, eliminating need for external filtering on SPI lines.
What is the common-mode transient immunity (CMTI) specification for the SI86S662EC-IS1R?
The SI86S662EC-IS1R guarantees ≥100 kV/µs common-mode transient immunity (CMTI), measured per JEDEC standard JESD22-A114. This performance is achieved through RF modulation architecture and optimized layout - enabling reliable operation in high-dV/dt applications such as SiC/GaN-based traction inverters and isolated gate driver interfaces where transients exceed 50 kV/µs.
SI86S662EC-IS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- No
- Number of Channels:
- 6
- Inputs - Side 1/Side 2:
- 4/2
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 100kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 14ns, 14ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI86S662EC-IS1R FAQ
1.How can I place an order for SI86S662EC-IS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S662EC-IS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S662EC-IS1R reliable?
The price and inventory of SI86S662EC-IS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S662EC-IS1R is usually 5 days.
3.What payment methods are accepted for SI86S662EC-IS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S662EC-IS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S662EC-IS1R?
SI86S662EC-IS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S662EC-IS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S662EC-IS1R?
For technical support, including SI86S662EC-IS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S662EC-IS1R requirements.
6.How does Aetrix verify that SI86S662EC-IS1R is sourced from the original manufacturer or authorized distributors?
All SI86S662EC-IS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S662EC-IS1R meets industry standards.
7.What is the process for return or replacement of SI86S662EC-IS1R?
All SI86S662EC-IS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI86S662EC-IS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S662EC-IS1R part is unused and in its original packaging.
Return procedure for SI86S662EC-IS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S662EC-IS1R Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
