Skyworks Solutions Inc. SI86S662EE-IS2R
- Part No.:
- SI86S662EE-IS2R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI86S662EE-IS2R.pdf
- Description:
- 6.0 KVRMS ISOLATOR, 6 UNIDIRECTI
- Quantity:
- Payment:

- Shipping:

Inventory:3,282
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S662EE-IS2R from Skyworks Solutions is a 6-channel, reinforced digital isolator with 6000 VRMS isolation rating, 150 Mbps data rate, and dual 2.25–5.5 V supply operation across isolated sides. It features Schmitt-trigger + CMOS input thresholds, tri-state outputs with enable, and selectable fail-safe default-high/low output mode. It is used in battery management systems and traction inverters where high CMTI (>100 kV/µs), AEC-Q100 qualification, and wide –40 to 125 °C operation are required.
For engineers reviewing the SI86S662EE-IS2R datasheet, SI86S662EE-IS2R pinout, SI86S662EE-IS2R application, or SI86S662EE-IS2R equivalent, key selection criteria include reinforced IEC 60747-17 certification, WB SOIC-16 package with 8.3 mm creepage, sleep-mode support via SMb pin, and compatibility with isolated SPI/QSPI and bidirectional bus architectures.
Technical Context
The SI86S662EE-IS2R implements RF-based on/off keying modulation across a semiconductor isolation barrier, eliminating startup initialization and enabling deterministic timing without PLL lock time. Its architecture delivers 10 ns typical propagation delay and 3.5 ns pulse width distortion at DC–150 Mbps.
It supports independent undervoltage lockout (UVLO) and reset on both sides (VDD1/VDD2), with RSTB– threshold at ~1.7 V and UVLO– at 1.98 V. The device includes integrated 100 kΩ weak pulldown on unpowered outputs and configurable fail-safe behavior during supply loss.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed serial interfaces including QSPI and isolated UART without retiming. |
| Isolation rating | 6000 VRMS for 1 minute - meets reinforced insulation requirements per UL 1577 and IEC 60747-17. |
| Propagation delay | 10 ns typical - enables precise timing-critical applications such as motor control gate driving and ADC sampling synchronization. |
| Supply voltage | 2.25–5.5 V per side - allows interoperability with 3.3 V and 5 V logic domains on isolated sides. |
| CMTI | ≥100 kV/µs - ensures robust operation in noisy power electronics environments like inverters and chargers. |
| Operating temperature | –40 to 125 °C - qualified for under-hood automotive and industrial ambient conditions. |
| AEC-Q100 grade | Grade 1 - validated for automotive applications including onboard chargers and battery management systems. |
Pinout & Package
The SI86S662EE-IS2R is housed in a wide-body SOIC-16 (WB SOIC-16) package with 8.3 mm creepage and 10.3 mm clearance, supporting 6000 VRMS reinforced isolation. Pin numbering follows standard SOIC-16 layout with isolation barrier between Side A (pins 1–8) and Side B (pins 9–16).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A power supply | Provides bias for 6-channel transmitter side; requires 0.1 µF + 10 µF local bypassing. |
| A1–A6 | Side A digital I/O | Unidirectional input channels on primary side; accept Schmitt-trigger + CMOS thresholds. |
| VDD2, GND2 | Side B power supply | Independent supply for receiver side; enables galvanic separation of ground domains. |
| B1–B6 | Side B digital I/O | Corresponding isolated output channels; support tri-state via EN1/EN2 control. |
| EN1, EN2 | Active-high enable | Controls tri-state output state on respective side; enables single-point output disable for power sequencing. |
| SMb | Sleep mode control | Active-low pin that shuts down active circuits while retaining one channel for wake-up detection. |
Key Features
| Feature | Design Value |
|---|---|
| No start-up initialization | RF modulation architecture eliminates boot-time delays - outputs become valid within 0.3 ms of VDD stabilization. |
| Selectable fail-safe mode | Ordering option determines default output state (high or low) during VDD1 loss while VDD2 remains powered. |
| Schmitt-trigger + CMOS inputs | Combines noise immunity (hysteresis ≥0.15×VDD) with standard logic-level compatibility across 2.25–5.5 V supplies. |
| Sleep mode with SMb pin | Reduces quiescent current to 750 µA per side while retaining wake-up capability via dedicated monitoring channel. |
| Reinforced safety certification | UL 1577, VDE 60747-17, CSA 62368-1, and CQC GB4943.1 - enables direct use in medical and EV safety-critical subsystems. |
Applications
| Battery Management Systems (BMS) | Traction Inverters |
|---|---|
|
Use Scenario: Isolating cell voltage monitoring and pack communication signals between high-voltage battery stacks and low-voltage MCU domains. IC Role / Device Role / Timing Role: Six-channel digital isolator providing galvanic separation for analog front-end SPI buses and fault-reporting lines. Use Value: Enables safe, high-CMTI signal transfer across 6000 VRMS barrier while maintaining <10 ns timing alignment for synchronized sampling. |
Use Scenario: Transmitting PWM gate drive commands and feedback signals between inverter control unit and IGBT/SiC driver stages. IC Role / Device Role / Timing Role: Bidirectional isolator supporting direction-controlled signal flow for isolated gate driver interface and DESAT reporting. Use Value: Delivers 150 Mbps throughput and 3.5 ns pulse width distortion to preserve PWM fidelity and minimize dead-time uncertainty. |
| Onboard Chargers (OBC) | Industrial Motor Drives |
|
Use Scenario: Isolating AC/DC and DC/DC controller communication in high-efficiency SiC-based OBC topologies. IC Role / Device Role / Timing Role: SPI isolator bridging MCU-side control logic and isolated secondary-side power stage controllers. Use Value: Supports AEC-Q100 Grade 1 operation at 125 °C ambient and provides fail-safe default-low output during brownout events. |
Use Scenario: Interfacing PLC I/O modules with isolated fieldbus transceivers and encoder feedback circuits. IC Role / Device Role / Timing Role: General-purpose multi-channel isolator for RS-485, CAN FD, and position sensor signal conditioning paths. Use Value: Offers 2.25–5.5 V dual-supply flexibility and tri-state outputs for shared-bus arbitration in distributed control networks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM6601ARIZ-RL | 6-channel, 5000 VRMS, 25 Mbps max, integrated isolated DC-DC converter | Preferred where auxiliary isolated power is needed; lower speed limits use in high-frequency PWM control | Choose ADUM6601ARIZ-RL when board space is constrained and isolated 3.3 V supply generation is required alongside isolation. |
| ISO6760FDWR | 6-channel, 5000 VRMS, 50 Mbps, 2.25–5.5 V, no sleep mode or SMb pin | Lacks fail-safe configuration and sleep mode; certified to IEC 61000-4-5 but not AEC-Q100 | Choose ISO6760FDWR for cost-sensitive industrial automation where automotive qualification and ultra-low-power sleep are not required. |
Compared with ADUM6601ARIZ-RL and ISO6760FDWR, the SI86S662EE-IS2R delivers higher data rate (150 vs. 50/25 Mbps), reinforced 6000 VRMS isolation, AEC-Q100 Grade 1 qualification, and active sleep mode - making it optimal for next-generation EV powertrain and high-fidelity industrial control designs.
Availability
SI86S662EE-IS2R is available at Aetrix Electronics and suitable for battery management systems, traction inverters, and onboard chargers requiring stable component supply with automotive-grade traceability and long-term lifecycle support.
Supply support for SI86S662EE-IS2R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for automotive, industrial, and communications markets.
The SI86S6xx family was designed to replace optocouplers in high-reliability, high-speed isolation applications - delivering superior timing, CMTI, and safety certification while reducing system BOM count and PCB area.
FAQ
What is the isolation rating and safety certification status of the SI86S662EE-IS2R?
The SI86S662EE-IS2R is rated for 6000 VRMS isolation per UL 1577 for 1 minute and carries reinforced insulation certification per IEC 60747-17, VDE 62368-1, CSA 62368-1, and CQC GB4943.1. These certifications are fully documented in Skyworks' official safety reports and apply directly to the SI86S662EE-IS2R in its WB SOIC-16 package.
Does the SI86S662EE-IS2R support fail-safe output configuration, and how is it selected?
Yes, the SI86S662EE-IS2R offers factory-selectable fail-safe mode: default-high or default-low output state when VDD1 is unpowered but VDD2 remains active. This is determined by ordering code suffix (e.g., "E" = default-low, "H" = default-high); the SI86S662EE-IS2R uses the "E" variant and therefore defaults to low output under VDD1 brownout.
What is the function of the SMb pin on the SI86S662EE-IS2R, and how does it affect power consumption?
The SMb pin on the SI86S662EE-IS2R is an active-low sleep mode control that reduces total quiescent current to 750 µA per side. When asserted low, it disables all transmitter/receiver circuits except one dedicated monitoring channel, enabling fast wake-up (<1 µs) upon SMb release. This feature is unique to the SMx subfamily and confirmed for SI86S662EE-IS2R.
Can the SI86S662EE-IS2R be used in SPI or QSPI isolation applications?
Yes - the SI86S662EE-IS2R supports SPI and QSPI isolation through its six independent unidirectional channels. While not a dedicated SPI isolator like the Si86SSx series, its pinout and timing allow implementation of isolated MOSI/MISO/SCLK/CS paths. Direction control is fixed per channel, so external logic may be needed for full-duplex QSPI half-duplex signaling.
What package type and creepage distance does the SI86S662EE-IS2R use?
The SI86S662EE-IS2R uses a wide-body SOIC-16 (WB SOIC-16) package with 8.3 mm creepage and 10.3 mm clearance. This mechanical layout satisfies reinforced insulation requirements for 6000 VRMS working voltage and is explicitly validated in Skyworks' IEC 60747-17 test reports for the SI86S662EE-IS2R part number.
SI86S662EE-IS2R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- No
- Number of Channels:
- 6
- Inputs - Side 1/Side 2:
- 4/2
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 6000Vrms
- Common Mode Transient Immunity (Min):
- 100kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 14ns, 14ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI86S662EE-IS2R FAQ
1.How can I place an order for SI86S662EE-IS2R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S662EE-IS2R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S662EE-IS2R reliable?
The price and inventory of SI86S662EE-IS2R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S662EE-IS2R is usually 5 days.
3.What payment methods are accepted for SI86S662EE-IS2R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S662EE-IS2R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S662EE-IS2R?
SI86S662EE-IS2R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S662EE-IS2R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S662EE-IS2R?
For technical support, including SI86S662EE-IS2R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S662EE-IS2R requirements.
6.How does Aetrix verify that SI86S662EE-IS2R is sourced from the original manufacturer or authorized distributors?
All SI86S662EE-IS2R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S662EE-IS2R meets industry standards.
7.What is the process for return or replacement of SI86S662EE-IS2R?
All SI86S662EE-IS2R units undergo pre-shipment inspection (PSI). If there is an issue with SI86S662EE-IS2R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S662EE-IS2R part is unused and in its original packaging.
Return procedure for SI86S662EE-IS2R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S662EE-IS2R Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
