My Inquiry
My Account
Skyworks Solutions Inc. SI86S663EE-AS2R
- Part No.:
- SI86S663EE-AS2R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI86S663EE-AS2R.pdf
- Description:
- 6.0 KVRMS ISOLATOR, 6 UNIDIRECTI
- Quantity:
- Payment:
- Shipping:
Inventory:3,566
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86S663EE-AS2R from Skyworks Solutions is a 6-channel reinforced digital isolator with bidirectional signal isolation across an integrated semiconductor barrier. It delivers 150 Mbps data rate, 10 ns typical propagation delay, and 6000 VRMS isolation rating in a WB SOIC-16 package. It operates from 2.25–5.5 V supplies on both sides and supports fail-safe default-high output mode for industrial motor control and battery management systems.
For engineers reviewing the SI86S663EE-AS2R datasheet, SI86S663EE-AS2R pinout, SI86S663EE-AS2R application, or SI86S663EE-AS2R equivalent, key selection criteria include reinforced IEC 60747-17 certification, AEC-Q100 qualification, tri-state output enable, Schmitt-trigger + CMOS input thresholds, and sleep-mode support via SMb pin - all validated for automotive traction inverters and isolated ADC interfaces.
Technical Context
The SI86S663EE-AS2R implements RF-based on/off keying modulation across its isolation barrier, eliminating startup initialization and enabling robust noise immunity (100 kV/µs CMTI). Its architecture integrates six independent unidirectional channels with side-specific enable pins (EN1/EN2) and a dedicated active-low sleep mode control (SMb).
It features dual undervoltage lockout (UVLO) monitors per side (VDDUV+ = 2.18 V typ), reset detection at ~1.7 V (RSTB–), and fail-safe output state selection determined at ordering - here configured as default-high ('E' suffix). All I/Os support 2.25–5.5 V operation with 50 Ω nominal output impedance and ±10 mA drive capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed serial links including isolated SPI and QSPI interfaces without timing bottlenecks. |
| Isolation rating | 6000 VRMS for 1 minute - meets reinforced insulation requirements per UL 1577 and IEC 60747-17 for safety-critical automotive and industrial systems. |
| Propagation delay | 10 ns typical - enables precise timing synchronization in motor gate drivers and real-time feedback loops. |
| Supply voltage | 2.25–5.5 V on both sides - allows interoperability with 3.3 V and 5 V logic domains without level shifters. |
| Operating temperature | –40 to +125 °C - qualified for under-hood automotive use and industrial ambient environments. |
| CMTI | ≥100 kV/µs - ensures reliable operation in high-dv/dt noise environments like power inverters and SMPS. |
| Fail-safe mode | Default-high output - maintains known safe state during VDD1 loss while VDD2 remains powered. |
Pinout & Package
SI86S663EE-AS2R is housed in a wide-body SOIC-16 (WB SOIC-16) package with creepage/clearance optimized for 6000 VRMS reinforced isolation. Pin 1 is marked with a dot; the isolation barrier separates Side A (pins 1–8) and Side B (pins 9–16).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A power supply pair | Provides bias for A-side transmitters and receivers; requires 0.1 µF + 10 µF local bypassing. |
| A1–A6 | Side A digital inputs/outputs | Unidirectional channels from Side A to Side B; CMOS/Schmitt-trigger compatible with 2.25–5.5 V logic. |
| EN1 | Side A output enable | Active-high control: drives all A-side outputs into high-impedance when low - enables bus sharing. |
| SMb | Sleep mode control | Active-low pin that disables internal circuitry on both sides while retaining wake-up capability via one always-active channel. |
| GND2, VDD2 | Side B power supply pair | Independent bias domain for B-side logic; supports galvanic separation of ground domains. |
| B1–B6 | Side B digital outputs | Isolated replicas of A1–A6 signals; 50 Ω output impedance suitable for controlled-impedance PCB routing. |
| EN2 | Side B output enable | Active-high control: places all B-side outputs in high-Z state - critical for multi-drop isolated buses. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates LED aging and temperature drift issues of optocouplers; no start-up initialization required. |
| Reinforced IEC 60747-17 rating | Validated for functional safety applications requiring dual insulation barriers - e.g., ISO 26262 ASIL-B systems. |
| Tri-state output enable (EN1/EN2) | Enables shared-bus topologies by placing outputs in high-impedance state without external logic. |
| Schmitt-trigger + CMOS input thresholds | Provides >0.15 × VDD input hysteresis - rejects fast transients and improves noise margin in noisy industrial settings. |
| Sleep mode with SMb pin | Reduces quiescent current to 750 µA per side while retaining ability to wake on SMb transition - extends battery life in portable BMS. |
Applications
| Industrial Motor Control | Automotive Traction Inverter |
|---|---|
|
Use Scenario: Isolating gate driver signals between MCU and IGBT/SiC half-bridge modules in variable-frequency drives. IC Role / Device Role / Timing Role: Six-channel unidirectional isolator transmitting PWM, fault, and enable signals across 6000 VRMS barrier with 10 ns timing precision. Use Value: Enables compact, high-reliability designs meeting IEC 61800-5-1 reinforced insulation requirements without optocoupler derating. |
Use Scenario: Isolating phase-current sensing and DC-link voltage monitoring signals in EV traction inverters. IC Role / Device Role / Timing Role: Provides galvanic separation for isolated ADC front-ends and fault reporting paths operating at –40 to +125 °C. Use Value: Supports AEC-Q100 Grade 0 qualification and 100 kV/µs CMTI to maintain signal integrity amid high dv/dt switching noise. |
| Isolated Switch-Mode Power Supply | Battery Management System (BMS) |
|
Use Scenario: Feedback path isolation in 1–3 kW isolated DC-DC converters for server PSUs and telecom rectifiers. IC Role / Device Role / Timing Role: Transmits error amplifier output and synchronous rectifier control signals across primary-secondary barrier. Use Value: Delivers 150 Mbps bandwidth and <3.5 ns pulse width distortion to preserve regulation loop stability at high switching frequencies. |
Use Scenario: Isolating cell voltage measurement and pack-level communication between slave and master controllers in 800 V BEV packs. IC Role / Device Role / Timing Role: Carries isolated UART, CAN, or custom serial data between isolated BMS domains with fail-safe default-high behavior. Use Value: Ensures safe shutdown state during partial power loss - prevents erroneous cell balancing commands during brownout conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM6603ARIZ-RL | 6-channel, 50 Mbps, 3750 VRMS, integrated isolated DC-DC converter (5 V output), SOIC-20W | Requires no external isolated supply; higher package height; lower data rate limits high-speed feedback loops | Choose when board space permits larger footprint and isolated power simplifies system architecture. |
| ISO6763RQWR | 6-channel, 50 Mbps, 5000 VRMS, 2.25–5.5 V, SOIC-16, no sleep mode or SMb pin | Lacks sleep mode and fail-safe configuration; lower CMTI (85 kV/µs); not AEC-Q100 qualified | Choose for cost-sensitive industrial applications where automotive qualification and ultra-low-power sleep are not required. |
Compared with ADUM6603ARIZ-RL and ISO6763RQWR, SI86S663EE-AS2R provides the highest data rate (150 Mbps) and strongest isolation (6000 VRMS) in SOIC-16, plus AEC-Q100 qualification and configurable fail-safe behavior - making it optimal for next-generation EV powertrain and high-performance industrial automation.
Availability
SI86S663EE-AS2R is available at Aetrix Electronics and suitable for industrial motor control, automotive traction inverters, and isolated switch-mode power supplies requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for SI86S663EE-AS2R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for high-reliability markets.
The Si86S6xx family was designed to replace optocouplers in demanding automotive and industrial systems, delivering higher speed, lower power, and certified reinforced isolation without optical degradation mechanisms.
FAQ
What is the isolation voltage rating of SI86S663EE-AS2R and which safety standards does it meet?
SI86S663EE-AS2R is rated for 6000 VRMS isolation for 1 minute per UL 1577 and carries reinforced insulation certification per IEC 60747-17. It also meets CSA 62368-1 and 60601-1, and CQC GB4943.1 - enabling compliance in medical, industrial, and automotive end equipment without additional barrier reinforcement.
Does SI86S663EE-AS2R support fail-safe output behavior, and how is it configured?
Yes, SI86S663EE-AS2R supports selectable fail-safe output mode. The 'E' in the part number indicates default-high behavior: when VDD1 is unpowered but VDD2 remains active, all B-side outputs default to logic high. This is factory-configured and cannot be changed in-circuit.
What is the function of the SMb pin on SI86S663EE-AS2R, and what power savings does it enable?
The SMb pin on SI86S663EE-AS2R is an active-low sleep mode control. When driven low, it reduces total device current to 750 µA per side while maintaining wake-up capability. This feature is especially valuable in battery-powered BMS and portable test equipment where standby power must be minimized.
Can SI86S663EE-AS2R be used in AEC-Q100 qualified automotive designs?
Yes, SI86S663EE-AS2R is AEC-Q100 qualified (Grade 0: –40 to +125 °C) and manufactured using automotive-specific process flows. It supports PPAP documentation, IMDS/CAMDS reporting, and is approved for use in onboard chargers, battery management systems, and traction inverters per AIAG requirements.
What are the recommended bypass capacitors for SI86S663EE-AS2R power supplies?
Skyworks specifies 0.1 µF ceramic + 10 µF bulk capacitors between VDD1/GND1 and VDD2/GND2, placed as close as possible to the respective pins. These minimize supply noise and ensure stable operation at 150 Mbps - particularly critical for maintaining CMTI performance and propagation delay consistency in SI86S663EE-AS2R.
SI86S663EE-AS2R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 6
- Inputs - Side 1/Side 2:
- 3/3
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 6000Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 42ns, 42ns
- Pulse Width Distortion (Max):
- 2ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI86S663EE-AS2R FAQ
1.How can I place an order for SI86S663EE-AS2R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86S663EE-AS2R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86S663EE-AS2R reliable?
The price and inventory of SI86S663EE-AS2R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86S663EE-AS2R is usually 5 days.
3.What payment methods are accepted for SI86S663EE-AS2R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86S663EE-AS2R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86S663EE-AS2R?
SI86S663EE-AS2R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86S663EE-AS2R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86S663EE-AS2R?
For technical support, including SI86S663EE-AS2R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86S663EE-AS2R requirements.
6.How does Aetrix verify that SI86S663EE-AS2R is sourced from the original manufacturer or authorized distributors?
All SI86S663EE-AS2R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86S663EE-AS2R meets industry standards.
7.What is the process for return or replacement of SI86S663EE-AS2R?
All SI86S663EE-AS2R units undergo pre-shipment inspection (PSI). If there is an issue with SI86S663EE-AS2R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86S663EE-AS2R part is unused and in its original packaging.
Return procedure for SI86S663EE-AS2R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86S663EE-AS2R Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
