My Inquiry
My Account
Skyworks Solutions Inc. SI86SL40BC-AS1R
- Part No.:
- SI86SL40BC-AS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI86SL40BC-AS1R.pdf
- Description:
- 3.75 KVRMS LOW POWER ISOLATOR, 4
- Quantity:
- Payment:
- Shipping:
Inventory:3,208
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86SL40BC-AS1R from Skyworks Solutions is a 4-channel, low-power digital isolator with reinforced 6000 VRMS isolation, 150 Mbps data rate, and AEC-Q100 qualification for automotive systems. It features Schmitt-trigger CMOS inputs, tri-state outputs with enable, selectable fail-safe (default-high/low), and operates across –40 to 125 °C with 2.25–5.5 V supply on both sides. It is used in battery management systems and traction inverters where high noise immunity and safety-certified signal isolation are required.
For engineers reviewing the SI86SL40BC-AS1R datasheet, SI86SL40BC-AS1R pinout, SI86SL40BC-AS1R application, or SI86SL40BC-AS1R equivalent, key selection criteria include its 6000 VRMS reinforced insulation per UL 1577 and VDE 60747-17, 10 ns typical propagation delay, 3.5 ns pulse width distortion, 100 kV/µs CMTI, and sleep-mode capability via SMb pin for power-sensitive automotive subsystems.
Technical Context
The SI86SL40BC-AS1R implements RF-based on/off keying across a semiconductor isolation barrier-eliminating start-up initialization and enabling robust noise immunity without optical degradation. Its architecture supports bidirectional channel operation with independent side-A and side-B undervoltage lockout (UVLO) and reset thresholds (VDDUV+ = 2.18 V, RSTB– ≈ 1.7 V).
It integrates a dedicated SMb (sleep mode active-low) input that disables all transmitters except one monitoring channel, reducing quiescent current to 750 µA per side. The device uses HF XMTR/RCVR circuitry per channel and supports fail-safe output states determined at power loss based on ordering option ('B' suffix denotes default-low).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed serial interfaces including isolated SPI and QSPI bus extensions. |
| Isolation rating | 6000 VRMS (1 min) - meets reinforced insulation requirements per UL 1577 and VDE 60747-17 for automotive and industrial safety-critical systems. |
| Propagation delay | 10 ns typical - enables precise timing alignment in motor control feedback loops and ADC/DAC isolation paths. |
| Pulse width distortion | 3.5 ns typical - ensures minimal duty-cycle error in PWM signal isolation for inverter gate drivers. |
| CMTI | ≥100 kV/µs - maintains signal integrity in high dv/dt environments like traction inverters and isolated switch-mode supplies. |
| Supply voltage | 2.25–5.5 V per side - allows interoperability with 3.3 V and 5 V logic domains without level-shifting components. |
| Operating temperature | –40 to 125 °C - qualified for under-hood automotive applications including onboard chargers and battery management units. |
Pinout & Package
SI86SL40BC-AS1R is housed in a WB SOIC-16 package (wide-body, 10.3 mm creepage/clearance), supporting 6000 VRMS isolation. Pin functions align with Si86SL4x family pinout as shown below.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A power supply pair | Provides bias for input-side logic and transmitter circuits; requires 0.1 µF + 10 µF local bypassing. |
| A1–A4 | Side A digital I/O | Four unidirectional or bidirectional isolated data inputs/outputs; compatible with CMOS/Schmitt thresholds. |
| SMb | Sleep mode control (active low) | Asserting low disables all channels except one monitoring path, reducing current to 750 µA/side. |
| Isolation Barrier | Internal die separation | Robust semiconductor barrier enabling 6000 VRMS withstand and 100 kV/µs common-mode transient immunity. |
| B1–B4 | Side B digital I/O | Four isolated outputs/inputs referenced to side B ground; support fail-safe default state during VDD1 loss. |
| VDD2, GND2 | Side B power supply pair | Independent bias for output-side logic and receiver circuits; enables dual-supply system partitioning. |
Key Features
| Feature | Design Value |
|---|---|
| Reinforced isolation certification | UL 1577 (6000 VRMS), VDE 60747-17, CSA 62368-1/60601-1 - eliminates need for external safety capacitors in medical and EV systems. |
| Low-power optimized architecture | 0.25 mA/channel lower quiescent current vs. Si86S6x - extends battery life in always-on BMS monitoring circuits. |
| Fail-safe output selection | Ordering option 'B' sets default-low output during VDD1 loss - prevents unintended activation of downstream MOSFET gates. |
| Sleep mode with wake-on-SMb | 750 µA/side standby current with single-channel wake capability - enables ultra-low-power sleep in vehicle ECU wake-up paths. |
| No start-up initialization | RF modulation architecture requires zero boot time - ensures immediate signal pass-through after VDD ramp-up. |
Applications
| Battery Management System (BMS) | Traction Inverter Control |
|---|---|
|
Use Scenario: Isolating cell voltage monitoring and pack communication signals between high-voltage battery stack and low-voltage MCU. IC Role / Device Role / Timing Role: Four-channel digital isolator providing galvanic separation for UART, SPI, and GPIO signals across 400–800 V DC bus. Use Value: 6000 VRMS reinforced insulation and 100 kV/µs CMTI prevent corruption during fast-switching events in multi-cell packs. |
Use Scenario: Transmitting PWM gate drive commands and fault feedback between inverter controller and IGBT/SiC driver stages. IC Role / Device Role / Timing Role: Low-latency isolator delivering synchronized, jitter-free signals with 10 ns propagation delay and 3.5 ns pulse width distortion. Use Value: Enables precise dead-time control and minimizes shoot-through risk in high-frequency motor drives. |
| Onboard Charger (OBC) | Charging Station Communication |
|
Use Scenario: Isolating AC-DC control loop signals (voltage/current sensing, soft-start sequencing) from primary-side high-voltage domain. IC Role / Device Role / Timing Role: AEC-Q100-qualified isolator interfacing MCU with isolated ADCs, DACs, and protection comparators. Use Value: –40 to 125 °C operation and 2.25–5.5 V supply range support wide-input OBC designs with minimal external regulation. |
Use Scenario: Securing CAN FD or isolated Ethernet communication between charging station controller and vehicle battery management unit. IC Role / Device Role / Timing Role: Signal-level isolator placed in transceiver data path to break ground loops and suppress conducted EMI. Use Value: High electromagnetic immunity and reinforced insulation meet IEC 62196 and ISO 15118 interoperability requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM2400ARWZ | 4-channel, 25 Mbps, 2500 VRMS, SOIC-16, no sleep mode, non-automotive grade | Limited to industrial automation; lacks AEC-Q100, 6000 VRMS, and CMTI >50 kV/µs | Choose for cost-sensitive non-automotive systems where 25 Mbps suffices and safety certification is less stringent. |
| ISO7741FDWR | 4-channel, 100 Mbps, 5000 VRMS, SOIC-16, no SMb pin, TI's reinforced isolation | Supports automotive but not AEC-Q100; lower isolation rating and no dedicated sleep control | Prefer when TI ecosystem integration is prioritized and 5000 VRMS meets end-equipment safety margin. |
Compared with ADUM2400ARWZ and ISO7741FDWR, SI86SL40BC-AS1R delivers higher data rate (150 Mbps), superior isolation (6000 VRMS), AEC-Q100 qualification, and integrated sleep-mode control-making it uniquely suited for next-generation EV powertrain subsystems requiring both performance and functional safety.
Availability
SI86SL40BC-AS1R is available at Aetrix Electronics and suitable for battery management systems, traction inverters, and onboard chargers requiring stable component supply across automotive production lifecycles.
Supply support for SI86SL40BC-AS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for wireless, automotive, and industrial markets.
The Si86SLxx family is designed specifically for low-power, high-reliability automotive isolation-targeting BMS, OBC, and inverter control where AEC-Q100 compliance, 6000 VRMS reinforcement, and extended temperature operation are mandatory.
FAQ
What is the isolation rating and safety certification status of SI86SL40BC-AS1R?
SI86SL40BC-AS1R provides 6000 VRMS reinforced isolation per UL 1577 (1 minute) and is certified to VDE 60747-17, CSA 62368-1, and CSA 60601-1. It is AEC-Q100 qualified for automotive use and supports medical and industrial safety standards without external components. SI86SL40BC-AS1R meets creepage/clearance requirements for WB SOIC-16 packaging in high-voltage systems.
Does SI86SL40BC-AS1R support fail-safe output behavior during power loss?
Yes, SI86SL40BC-AS1R offers selectable fail-safe mode via ordering option: the 'B' suffix indicates default-low output state when VDD1 is unpowered but VDD2 remains active. This prevents unintended activation of downstream drivers in safety-critical applications like motor control. SI86SL40BC-AS1R implements this using internal UVLO and reset circuitry with RSTB– ≈ 1.7 V threshold.
How does the SMb pin function in SI86SL40BC-AS1R?
The SMb pin is an active-low sleep mode control input. When pulled low, SI86SL40BC-AS1R disables all transmitter/receiver circuits except one monitoring channel, reducing quiescent current to 750 µA per side. Releasing SMb (high or open) restores full operation within 1 µs if VDDOK is met. SI86SL40BC-AS1R uses this for ultra-low-power wake-up paths in automotive ECUs.
What are the supply voltage and temperature specifications for SI86SL40BC-AS1R?
SI86SL40BC-AS1R operates from 2.25 V to 5.5 V on both VDD1 and VDD2, supporting mixed-voltage system design. It is rated for –40 to 125 °C ambient operation and is AEC-Q100 Grade 1 qualified. Junction temperature is limited to 150 °C, and thermal design must account for power dissipation across all four channels at maximum data rate.
Can SI86SL40BC-AS1R be used in SPI isolation applications?
While SI86SL40BC-AS1R is a general-purpose 4-channel isolator-not a dedicated SPI isolator like Si86SSxx-it supports SPI signal isolation by assigning A1–A4/B1–B4 to MOSI, MISO, SCLK, and CS. Its 150 Mbps data rate, 10 ns propagation delay, and 3.5 ns pulse width distortion ensure reliable high-speed SPI operation up to 37.5 MHz clock frequency. SI86SL40BC-AS1R requires external direction control for full-duplex SPI.
SI86SL40BC-AS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 4/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 18ns, 18ns
- Pulse Width Distortion (Max):
- 7ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI86SL40BC-AS1R FAQ
1.How can I place an order for SI86SL40BC-AS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86SL40BC-AS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86SL40BC-AS1R reliable?
The price and inventory of SI86SL40BC-AS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86SL40BC-AS1R is usually 5 days.
3.What payment methods are accepted for SI86SL40BC-AS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86SL40BC-AS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86SL40BC-AS1R?
SI86SL40BC-AS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86SL40BC-AS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86SL40BC-AS1R?
For technical support, including SI86SL40BC-AS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86SL40BC-AS1R requirements.
6.How does Aetrix verify that SI86SL40BC-AS1R is sourced from the original manufacturer or authorized distributors?
All SI86SL40BC-AS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86SL40BC-AS1R meets industry standards.
7.What is the process for return or replacement of SI86SL40BC-AS1R?
All SI86SL40BC-AS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI86SL40BC-AS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86SL40BC-AS1R part is unused and in its original packaging.
Return procedure for SI86SL40BC-AS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86SL40BC-AS1R Tags
-
ISO1212DBQR
Texas Instruments
-
ISO6721BDR
Texas Instruments
-
SI8710AC-B-ISR
Skyworks Solutions Inc.
-
ISO7720FDR
Texas Instruments
-
ISO7721DR
Texas Instruments
-
ISO7721FDR
Texas Instruments
-
SI8710CC-B-ISR
Skyworks Solutions Inc.
-
ISO6741FQDWRQ1
Texas Instruments
-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments
-
ISO7741DWR
Texas Instruments
-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
