Skyworks Solutions Inc. SI86SL42EE-AS2R
- Part No.:
- SI86SL42EE-AS2R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI86SL42EE-AS2R.pdf
- Description:
- 6.0 KVRMS LOW POWER ISOLATOR, 4
- Quantity:
- Payment:

- Shipping:

Inventory:2,832
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI86SL42EE-AS2R from Skyworks Solutions is a 4-channel, low-power digital isolator with reinforced 6000 VRMS isolation, 150 Mbps data rate, and AEC-Q100 qualification for automotive systems. It features two forward and two reverse isolated channels, Schmitt-trigger inputs, tri-state outputs with enable, and operates across –40 to 125 °C in a WB SOIC-16 package. Used in battery management systems and traction inverters where high noise immunity and fail-safe operation are critical.
For engineers reviewing the SI86SL42EE-AS2R datasheet, SI86SL42EE-AS2R pinout, SI86SL42EE-AS2R application, or SI86SL42EE-AS2R equivalent, key selection criteria include reinforced IEC 60747-17 rating, 10 ns typical propagation delay, 3.5 ns pulse width distortion, sleep mode support via SMb pin, and default-low fail-safe output configuration.
Technical Context
The SI86SL42EE-AS2R implements RF-based on/off keying across a semiconductor isolation barrier, eliminating startup initialization and enabling robust noise immunity. Its architecture supports bidirectional signal flow with independent side-A and side-B power domains (2.25–5.5 V), each with dedicated UVLO and reset circuitry (RSTB– ~1.7 V).
It integrates a dedicated SMb pin for active-low sleep mode control, reducing quiescent current to 750 µA per side while retaining one always-on channel to monitor SMb state. The device uses CMOS thresholds and Schmitt-trigger inputs to ensure reliable operation in high-CMTI environments (>100 kV/µs).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed serial interfaces including SPI and isolated ADC/DAC links. |
| Isolation rating | 6000 VRMS - meets reinforced insulation requirements per UL 1577 and IEC 60747-17 for safety-critical automotive and industrial systems. |
| Propagation delay | 10 ns typical - enables precise timing alignment in motor control gate drivers and real-time feedback loops. |
| Pulse width distortion | 3.5 ns typical - preserves duty cycle integrity for PWM and clock distribution across isolation barrier. |
| Supply voltage | 2.25–5.5 V per side - allows interoperability with 3.3 V and 5 V logic domains without level shifters. |
| Operating temperature | –40 to 125 °C - qualified for under-hood automotive applications including onboard chargers and battery management units. |
| Fail-safe mode | Default low output - ensures safe shutdown state during power loss on input side while output side remains powered. |
Pinout & Package
SI86SL42EE-AS2R is housed in a wide-body SOIC-16 (WB SOIC-16) package with creepage/clearance compliant for 6000 VRMS working voltage. Pin assignments follow the Si86SM42 layout (Figure 3), supporting two forward (A→B) and two reverse (B→A) channels plus SMb control.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, GND1 | Side A supply and ground | Power domain for input-side logic; requires 0.1 µF + 10 µF bypass capacitors placed near pins. |
| A1–A4 | Side A digital I/O | Four bidirectional or direction-configurable signal paths; A1/A2 forward, A3/A4 reverse per default configuration. |
| SMb | Sleep mode control | Active-low pin that disables all transmitters except monitoring channel; pulls device into 750 µA/side sleep state. |
| VDD2, GND2 | Side B supply and ground | Independent isolated power domain; supports separate 3.3 V/5 V rail for peripheral-side logic. |
| B1–B4 | Side B digital I/O | Corresponding isolated outputs/inputs mirroring A1–A4; maintains signal integrity across 6000 VRMS barrier. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation | Eliminates LED aging and CTR drift of optocouplers; delivers stable 150 Mbps performance over full temperature range. |
| Schmitt-trigger + CMOS inputs | Provides >150 mV hysteresis and noise rejection in electrically noisy motor drive and inverter environments. |
| Tri-state outputs with EN | Enables bus sharing and hot-swap capability in multi-device isolated communication backplanes. |
| Transient immunity | 100 kV/µs minimum common-mode transient immunity ensures reliable operation during fast-switching IGBT/SiC events. |
| AEC-Q100 Grade 1 | Validated for automotive use with zero defects in HTOL, TC, and ESD testing - suitable for ASIL-B system components. |
Applications
| Battery Management System (BMS) | Traction Inverter Control |
|---|---|
Use Scenario: Isolating cell voltage monitoring and pack-level communication between high-voltage battery stack and MCU. IC Role / Device Role / Timing Role: SI86SL42EE-AS2R provides four isolated analog front-end (AFE) data lines and status signals across 6000 VRMS barrier. Use Value: Enables accurate, simultaneous sampling of up to 4 cell groups with <10 ns skew, meeting ISO 26262 diagnostic coverage requirements. | Use Scenario: Transmitting PWM gate signals and fault feedback between inverter MCU and isolated gate drivers in EV powertrain. IC Role / Device Role / Timing Role: SI86SL42EE-AS2R delivers matched forward/reverse channels for gate drive enable and DESAT response with <3.5 ns pulse distortion. Use Value: Prevents shoot-through by guaranteeing sub-10 ns propagation matching between complementary IGBT/SiC driver pairs. |
| Onboard Charger (OBC) | Industrial PLC I/O Module |
Use Scenario: Isolating AC/DC controller communication and DC-link voltage sensing in bi-directional OBC topologies. IC Role / Device Role / Timing Role: SI86SL42EE-AS2R handles isolated UART, fault signaling, and auxiliary power sequencing across primary/secondary boundaries. Use Value: Supports 150 Mbps data throughput for real-time thermal and voltage regulation, reducing OBC size via higher switching frequencies. | Use Scenario: Providing channel-isolated digital input/output for fieldbus-connected sensors and actuators in factory automation. IC Role / Device Role / Timing Role: SI86SL42EE-AS2R serves as four independent 6000 VRMS-isolated signal paths with fail-safe low default for emergency stop circuits. Use Value: Meets IEC 61000-4-5 surge immunity and IEC 60747-17 reinforced insulation for Category 3 industrial environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM141D1BRZ | 4-channel, 150 Mbps, 3750 VRMS isolation, no sleep mode, 2.5–5.5 V supply | Lacks AEC-Q100 qualification and 6000 VRMS rating; limited to non-automotive industrial use | Select when cost sensitivity outweighs reinforced isolation and automotive compliance requirements. |
| ISO7741FDWR | 4-channel, 100 Mbps, 5000 VRMS, 2.25–5.5 V, no SMb pin, lower CMTI (85 kV/µs) | Not AEC-Q100 qualified; insufficient for traction inverter gate drive timing precision | Choose only for non-safety-critical 24 V PLC I/O where 100 Mbps suffices and sleep mode is unnecessary. |
Compared with ADUM141D1BRZ and ISO7741FDWR, SI86SL42EE-AS2R uniquely combines AEC-Q100 Grade 1, 6000 VRMS reinforced isolation, 150 Mbps speed, and hardware-controlled sleep mode-making it the only option qualified for ASIL-B traction inverter subsystems requiring guaranteed low-power standby and fail-safe defaults.
Availability
SI86SL42EE-AS2R is available at Aetrix Electronics and suitable for battery management systems, traction inverters, onboard chargers, and industrial PLC I/O modules requiring stable component supply across automotive and industrial lifecycles.
Supply support for SI86SL42EE-AS2R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, automotive, and industrial markets.
The Si86Sxx family was designed specifically for high-reliability isolation in safety-critical automotive and industrial power systems, emphasizing reinforced insulation, low-latency timing, and AEC-Q100 compliance.
FAQ
What is the isolation rating and safety certification status of SI86SL42EE-AS2R?
SI86SL42EE-AS2R provides 6000 VRMS reinforced isolation per UL 1577 and is certified to IEC 60747-17. It also meets CSA 62368-1 and 60601-1, and CQC GB4943.1 standards. These certifications are fully documented for SI86SL42EE-AS2R and validated for automotive-grade use cases including battery management and traction inverters.
Does SI86SL42EE-AS2R support fail-safe output behavior during power loss?
Yes, SI86SL42EE-AS2R is ordered with default-low fail-safe mode (denoted by "E" in the part number suffix). When VDD1 is unpowered but VDD2 remains active, outputs B1–B4 are held low-ensuring safe shutdown of downstream gate drivers or control logic in SI86SL42EE-AS2R-based systems.
How does the SMb pin function in SI86SL42EE-AS2R, and what power savings does it enable?
The SMb pin is an active-low sleep mode control. When driven low, SI86SL42EE-AS2R enters sleep mode drawing just 750 µA per side while retaining one always-on channel to detect SMb release. This reduces quiescent current by >70% versus normal operation, extending standby time in battery-powered automotive ECUs using SI86SL42EE-AS2R.
What are the key timing specifications of SI86SL42EE-AS2R relevant for motor control applications?
SI86SL42EE-AS2R delivers 10 ns typical propagation delay and 3.5 ns typical pulse width distortion-critical for matched PWM channel timing in three-phase inverter gate drivers. These values are measured at 5 V supply and –40 to 125 °C, ensuring consistent performance across SI86SL42EE-AS2R's full automotive operating range.
Is SI86SL42EE-AS2R compatible with standard SOIC-16 PCB footprints, and what package variant does it use?
SI86SL42EE-AS2R uses the WB SOIC-16 (wide-body SOIC-16) package with 7.5 mm creepage, distinct from standard 3.9 mm SOIC-16. It requires specific land patterns per Skyworks' AN1359 layout guidelines to maintain 6000 VRMS isolation integrity and thermal performance in SI86SL42EE-AS2R implementations.
SI86SL42EE-AS2R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- SPI
- Isolated Power:
- Yes
- Number of Channels:
- 4
- Inputs - Side 1/Side 2:
- 2/2
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 6000Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 18ns, 18ns
- Pulse Width Distortion (Max):
- 7ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.25V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI86SL42EE-AS2R FAQ
1.How can I place an order for SI86SL42EE-AS2R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI86SL42EE-AS2R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI86SL42EE-AS2R reliable?
The price and inventory of SI86SL42EE-AS2R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI86SL42EE-AS2R is usually 5 days.
3.What payment methods are accepted for SI86SL42EE-AS2R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI86SL42EE-AS2R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI86SL42EE-AS2R?
SI86SL42EE-AS2R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI86SL42EE-AS2R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI86SL42EE-AS2R?
For technical support, including SI86SL42EE-AS2R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI86SL42EE-AS2R requirements.
6.How does Aetrix verify that SI86SL42EE-AS2R is sourced from the original manufacturer or authorized distributors?
All SI86SL42EE-AS2R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI86SL42EE-AS2R meets industry standards.
7.What is the process for return or replacement of SI86SL42EE-AS2R?
All SI86SL42EE-AS2R units undergo pre-shipment inspection (PSI). If there is an issue with SI86SL42EE-AS2R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI86SL42EE-AS2R part is unused and in its original packaging.
Return procedure for SI86SL42EE-AS2R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI86SL42EE-AS2R Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
